# **Counter-Example Guided Fence Insertion under TSO**

Parosh Aziz Abdulla<sup>1</sup>, Mohamed Faouzi Atig<sup>1</sup>, Yu-Fang Chen<sup>2</sup>, Carl Leonardsson<sup>1</sup>, and Ahmed Rezine<sup>3</sup>

<sup>1</sup> Uppsala University, Sweden

<sup>2</sup> Academia Sinica, Taiwan

<sup>3</sup> Linköping University, Sweden

**Abstract.** We give a *sound* and *complete* fence insertion procedure for concurrent finite-state programs running under the classical TSO memory model. This model allows "write to read" relaxation corresponding to the addition of an unbounded store buffer between each processor and the main memory. We introduce a novel machine model, called the *Single-Buffer* (SB) semantics, and show that the reachability problem for a program under TSO can be reduced to the reachability problem under SB. We present a simple and effective backward reachability analysis algorithm for the latter, and propose a counter-example guided fence insertion procedure. The procedure is augmented by a *placement constraint* that allows the user to choose places inside the program where fences may be inserted. For a given placement constraint, we automatically infer all minimal sets of fences that ensure correctness. We have implemented a prototype and run it successfully on all standard benchmarks together with several challenging examples that are beyond the applicability of existing methods.

# 1 Introduction

Modern concurrent process architectures allow weak (relaxed) memory models, in which certain memory operations may overtake each other. The use of weak memory models makes reasoning about the behaviors of concurrent programs much more difficult and error-prone compared to the classical Sequentially Consistent (SC) memory model. In fact, several algorithms that are designed for the synchronization of concurrent processes, such as mutual exclusion and producer-consumer protocols, are not correct when run on weak memories [2]. One way to eliminate the non-desired behaviors resulting from the use of weak memory models is to insert memory *fence* instructions in the program code. A fence instruction forbids reordering between instructions and does not allow any operation issued after the fence instruction to overtake an operation issued before it. Hence, a naive approach to correct a program running under a weak memory model is to insert a fence instruction after every operation. Adopting this approach results in significant performance degradation [13] as we get back to the SC model. Therefore, it is important to optimize fence placement. A natural criterion is to provide *minimal* sets of fences whose insertion is sufficient for ensuring program correctness under the considered weak memory model (provided correctness under SC).

One of the most common relaxations corresponds to TSO (Total Store Ordering) that is adopted by Sun's SPARC multiprocessors. TSO is the kernel of many common

weak memory models [28, 31], and is the latest formalization of the x86 memory model. In TSO, read operations are allowed to overtake write operations of the same process if they concern different variables. In this paper, we use the usual formal model of TSO, developed in e.g. [28, 30], and assume it gives a faithful description of the actual hardware on which we run our programs. This model adds an unbounded FIFO buffer between each process and the main memory.

*Our approach* We present a sound and complete method for checking safety properties and for inserting fences in finite-state programs running on the TSO model. The procedure is parameterized by a fence placement constraint that allows to restrict the places inside the program where fences may be inserted. To cope with the unbounded store buffers in the case of TSO, we present a new semantics, called the Single-Buffer (SB) semantics, in which all the processes share one (unbounded) buffer. We show that the SB semantics is equivalent to the operational model of TSO (as defined in [30]). A crucial feature of the SB semantics is that it permits a natural ordering on the (infinite) set of configurations, and that the induced transition relation is monotonic wrt. this ordering. This allows to use general frameworks for well quasi-ordered systems [1] in order to derive verification algorithms for programs running on the SB model. In case the program fails to satisfy the specification with the current set of fences, our algorithm provides counter-examples (traces) that can be used to increase the set of fences in a systematic manner. Thus, we get a counter-example guided procedure for refining the sets of fences. This procedure is guaranteed to terminate. Since each refinement step is performed based on an exact reachability analysis algorithm, the procedure will eventually return all minimal sets of fences (wrt. the given placement constraint) that ensure correctness of the program. Although we instantiate our framework to the case of TSO. the method can be extended to other memory models such as the PSO model.

*Contribution* We present the first *sound* and *complete* procedure for fence insertion for programs under TSO. The main ingredients of the framework are the following: (i) A new semantical model, the so called SB model, that allows efficient infinite state model checking. (ii) A simple and effective backward analysis algorithm for solving the reachability problem under the SB semantics. (iii) The algorithm uses finite-state automata as a symbolic representation for infinite sets of configurations, and returns a symbolic counter-example in case the program violates its specification. (iv) A counter-example guided procedure that automatically infers all minimal sets of fences sufficient for correctness under a given fence placement policy. (v) Based on the algorithm, we have implemented a prototype, and run it successfully on several challenging concurrent programs, including some that cannot be handled by existing methods.

Proofs, implementation details and experimental results are in the appendix.

*Related Work* To our knowledge, our approach is the first sound and complete automatic fence insertion method that discovers all minimal sets of fences for finite-state concurrent programs running under TSO. Since we are dealing with infinite-state verification, it is hard to provide methods that are both automatic and that return exact solutions. Existing approaches avoid solving the general problem by considering *under-approximations*, *over-approximations*, *restricted* classes of programs, *forbidding*  sequential inconsistent behavior, or by proposing exact algorithms for which termination is *not* guaranteed. Under-approximations of the program behavior can be achieved through testing [9], bounded model checking [7, 6], or by restricting the behavior of the program, e.g., through bounding the sizes of the buffers [18] or the number of switches [5]. Such techniques are useful in practice for finding errors. However, they are not able to check all possible traces and can therefore not tell whether the generated set of fences is sufficient for correctness. Recent techniques based on over-approximations [19] are valuable for showing correctness; however they are not complete and might not be able to prove correctness although the program satisfies its specification. Hence, the computed set of fences need not be minimal. Examples of restricted classes of programs include those that are free from different types of data races [27]. Considering only data-race free programs can be unrealistic since data races are very common in efficient implementations of concurrent algorithms. Another approach is to use monitors [3, 8, 10], compiler techniques [12], and explicit state model checking [16] to insert fences in order to remove all non-sequential consistent behaviors even if these will not violate the desired correctness properties. As a result, this approach can not guarantee to generate minimal sets of fences to make programs correct because they also remove benign sequentially inconsistent behaviors. The method of [23] performs an exact search of the state space, combined with fixpoint acceleration techniques, to deal with the potentially infinite state space. However, in general, the approach does not guarantee termination. State reachability for TSO is shown to be non primitive recursive in [4] by reductions to/from lossy channel systems. The reductions involve nondeterministically guessing buffer contents, which introduces a serious state space explosion problem. The approach does not discuss fence insertion and can not even verify the simplest examples. An important contribution of our work is the introduction of a single buffer semantics for avoiding the immediate state space explosion. In contrast to the above approaches, our method is efficient and performs *exact* analysis of the program on the given memory model. Termination of the analysis is guaranteed. As a consequence, we are able to compute all *minimal* sets of fences required for correctness of the program.

# 2 Preliminaries

In this section we first introduce notations that we use through the paper, and then define a model for concurrent systems.

*Notation* We use  $\mathbb{N}$  to denote the set of natural numbers. For sets *A* and *B*, we use  $[A \mapsto B]$  to denote the set of all total functions from *A* to *B* and  $f : A \mapsto B$  to denote that *f* is a total function that maps *A* to *B*. For  $a \in A$  and  $b \in B$ , we use  $f[a \leftrightarrow b]$  to denote the function f' defined as follows: f'(a) = b and f'(a') = f(a') for all  $a' \neq a$ .

Let  $\Sigma$  be a finite alphabet. We denote by  $\Sigma^*$  (resp.  $\Sigma^+$ ) the set of all *words* (resp. non-empty words) over  $\Sigma$ , and by  $\varepsilon$  the empty word. The length of a word  $w \in \Sigma^*$  is denoted by |w|; we assume that  $|\varepsilon| = 0$ . For every  $i : 1 \le i \le |w|$ , let w(i) be the symbol at position i in w. For  $a \in \Sigma$ , we write  $a \in w$  if a appears in w, i.e., a = w(i) for some  $i : 1 \le i \le |w|$ . For words  $w_1, w_2$ , we use  $w_1 \cdot w_2$  to denote the concatenation of  $w_1$  and  $w_2$ . For a word  $w \ne \varepsilon$  and  $i : 0 \le i \le |w|$ , we define  $w \odot i$  to be the suffix of w we get by deleting the prefix of length i, i.e., the unique  $w_2$  such that  $w = w_1 \cdot w_2$  and  $|w_1| = i$ .

A transition system  $\mathcal{T}$  is a triple  $(C, \operatorname{Init}, \rightarrow)$  where C is a (potentially infinite) set of *configurations*,  $\operatorname{Init} \subseteq C$  is the set of *initial configurations*, and  $\rightarrow \subseteq C \times C$  is the *transition relation*. We write  $c \rightarrow c'$  to denote that  $(c, c') \in \rightarrow$ , and  $\stackrel{*}{\rightarrow}$  to denote the reflexive transitive closure of  $\rightarrow$ . A configuration c is said to be *reachable* if  $c_0 \stackrel{*}{\rightarrow} c$ for some  $c_0 \in \operatorname{Init}$ ; and a set C of configurations is said to be *reachable* if some  $c \in C$ is reachable. A *run*  $\pi$  of  $\mathcal{T}$  is of the form  $c_0 \rightarrow c_1 \rightarrow \cdots \rightarrow c_n$ , where  $c_i \rightarrow c_{i+1}$  for all  $i: 0 \leq i < n$ . Then, we write  $c_0 \stackrel{\pi}{\rightarrow} c_n$ . We use  $target(\pi)$  to denote the configuration  $c_n$ . Notice that, for configurations c, c', we have that  $c \stackrel{*}{\rightarrow} c'$  iff  $c \stackrel{\pi}{\rightarrow} c'$  for some run  $\pi$ . The run  $\pi$  is said to be a *computation* if  $c_0 \in \operatorname{Init}$ . Two runs  $\pi_1 = c_0 \rightarrow c_1 \rightarrow \cdots \rightarrow c_m$  and  $\pi_2 = c_{m+1} \rightarrow c_{m+2} \rightarrow \cdots \rightarrow c_n$  are said to be *compatible* if  $c_m = c_{m+1}$ . Then, we write  $\pi_1 \bullet \pi_2$  to denote the run  $\pi_1 = c_0 \rightarrow c_1 \rightarrow \cdots \rightarrow c_m \rightarrow c_{m+2} \rightarrow \cdots \rightarrow c_n$ . Given an ordering  $\sqsubseteq$  on C, we say that  $\rightarrow$  is *monotonic* wrt.  $\sqsubseteq$  if whenever  $c_1 \rightarrow c'_1$  and  $c_1 \sqsubseteq c_2$ , there exists a  $c'_2$  s.t.  $c_2 \stackrel{*}{\rightarrow} c'_2$  and  $c'_1 \sqsubseteq c'_2$ . We say that  $\rightarrow$  is *effectively monotonic* wrt.  $\sqsubseteq$  if, given configurations  $c_1, c'_1, c_2$  as above, we can compute  $c'_2$  and a run  $\pi$  s.t.  $c_2 \stackrel{\pi}{\rightarrow} c'_2$ .

*Concurrent Programs* We define *concurrent programs*, a model for representing shared-memory concurrent processes. A concurrent program  $\mathcal{P}$  has a finite number of finite-state processes (threads), each with its own program code. Communication between processes is performed through a shared-memory that consists of a fixed number of shared variables (finite domains) to which all threads can read and write.

We assume a finite set *X* of *variables* ranging over a finite data domain *V*. A *concurrent program* is a pair  $\mathcal{P} = (P,A)$  where *P* is a finite set of *processes* and  $A = \{A_p | p \in P\}$  is a set of extended finite-state automata (one automaton  $A_p$  for each process  $p \in P$ ). The automaton  $A_p$  is a triple  $(Q_p, q_p^{init}, \Delta_p)$  where  $Q_p$  is a finite set of *local states*,  $q_p^{init} \in Q_p$  is the *initial* local state, and  $\Delta_p$  is a finite set of *transitions*. Each transition is a triple (q, op, q') where  $q, q' \in Q_p$  and *op* is an *operation*. An operation is of one of the following five forms: (1) "no operation" nop, (2) *read operation* r(x, v), (3) *write operation* w(x, v), (4) *fence operation* fence, and (5) *atomic read-write operation* arw(x, v, v'), where  $x \in X$ , and  $v, v' \in V$ . For a transition t = (q, op, q'), we use *source* (t), *operation* (t), and *target* (t) to denote q, *op*, and q' respectively. We define  $Q := \bigcup_{p \in P} Q_p$  and  $\Delta := \bigcup_{p \in P} \Delta_p$ . A *local state definition*  $\underline{q}$  is a mapping  $P \mapsto Q$  such that  $\underline{q}(p) \in Q_p$  for each  $p \in P$ .

#### 3 TSO Semantics

We describe the TSO model formalized in [28, 30]. Conceptually, the model adds a FIFO buffer between each process and the main memory. The buffer is used to store the write operations performed by the process. Thus, a process executing a write instruction inserts it into its store buffer and immediately continues executing subsequent instructions. Memory updates are then performed by non-deterministically choosing a process and by executing the first write operation in its buffer (the left-most element in the buffer). A read operation by a process p on a variable x can overtake some write operations stored in its own buffer if all these operations concern variables that are different from x. Thus, if the buffer contains some write operations to x, then the read value must correspond to the value of the most recent such a write operation. Otherwise, the

value is fetched from the memory. A fence means that the buffer of the process must be flushed before the program can continue beyond the fence. Notice that the store buffers of the processes are *unbounded* since there is *a priori* no limit on the number of write operations that can be issued by a process before a memory update occurs. Below we define the transition system induced by a program running under the TSO semantics. To do that, we define the set of configurations and transition relation. We fix a concurrent program  $\mathcal{P} = (P, A)$ .

Formal Semantics A TSO-configuration c is a triple  $(\underline{q}, \underline{b}, mem)$  where  $\underline{q}$  is a local state definition,  $\underline{b}: P \mapsto (X \times V)^*$ , and  $mem: X \mapsto V$ . Intuitively,  $\underline{q}(p)$  gives the local state of process p. The value of  $\underline{b}(p)$  is the content of the buffer belonging to p. This buffer contains a sequence of write operations, where each write operation is defined by a pair, namely a variable x and a value v that is assigned to x. In our model, messages will be appended to the buffer from the right, and fetched from the left. Finally, mem defines the state of the memory (defines the value of each variable in the memory). We use  $C_{TSO}$  to denote the set of TSO-configurations. We define the transition relation  $\rightarrow_{TSO}$  on  $C_{TSO}$ . The relation is induced by (1) members of  $\Delta$ ; and (2) a set  $\Delta' := \{update_p | p \in P\}$ where update<sub>p</sub> is an operation that updates the memory using the first message in the buffer of process p. For configurations  $c = (\underline{q}, \underline{b}, mem), c' = (\underline{q'}, \underline{b'}, mem')$ , a process  $p \in P$ , and  $t \in \Delta_p \cup \{update_p\}$ , we write  $c \xrightarrow{t}_{TSO} c'$  to denote that one of the following conditions is satisfied:

- Nop:  $t = (q, \text{nop}, q'), \underline{q}(p) = q, \underline{q}' = \underline{q}[p \leftrightarrow q'], \underline{b}' = \underline{b}$ , and mem' = mem. The process changes its local state while buffer and memory contents remain unchanged.
- Write to store:  $t = (q, w(x, v), q'), \quad \underline{q}(p) = q, \quad \underline{q}' = \underline{q}[p \leftrightarrow q'], \quad \underline{b}' = \underline{b}[p \leftrightarrow \underline{b}(p) \cdot (x, v)], \text{ and } mem' = mem.$  The write operation is appended to the tail of the buffer.
- Update:  $t = update_p$ ,  $\underline{q}' = \underline{q}$ ,  $\underline{b} = \underline{b}' [p \leftrightarrow (x, v) \cdot \underline{b}'(p)]$ , and  $mem' = mem[x \leftrightarrow v]$ . The write in the head of the buffer is removed and memory is updated accordingly.
- Read:  $t = (q, \mathbf{r}(x, v), q'), \underline{q}(p) = q, \underline{q}' = \underline{q}[p \leftrightarrow q'], \underline{b}' = \underline{b}, mem' = mem$ , and one of the following two conditions is satisfied:
  - Read own write: There is an *i*: 1 ≤ *i* ≤ |<u>b</u>(*p*)| such that <u>b</u>(*p*)(*i*) = (*x*, *v*), and (*x*, *v'*) ∉ (<u>b</u>(*p*) ⊙ *i*) for all *v'* ∈ *V*. If there is a write operation on *x* in the buffer of *p* then we consider the most recent of such a write operation (the right-most one in the buffer). This operation should assign *v* to *x*.
  - Read memory: (x, v') ∉ <u>b</u>(p) for all v' ∈ V and mem(x) = v. If there is no write operation on x in the buffer of p then the value v of x is fetched from memory.
- Fence: t = (q, fence, q'), q(p) = q, q' = q[p ↔ q'], b(p) = ε, b' = b, and mem' = mem. A fence operation may be performed by a process only if its buffer is empty.
- ARW: t = (q, arw(x, v, v'), q'), q(p) = q, q' = q[p ↔ q'], b(p) = ε, b' = b, mem(x) = v, and mem' = mem[x ↔ v']. The ARW operation is performed atomically. It can be performed by a process only if its buffer is empty. The operation checks whether the value of x is v. In such a case, it changes its value to v'.

We use  $c \rightarrow_{TSO} c'$  to denote that  $c \xrightarrow{t}_{TSO} c'$  for some  $t \in \Delta \cup \Delta'$ . The set Init<sub>TSO</sub> of *initial* TSO-configurations contains all configurations of the form  $(q_{init}, b_{init}, mem_{init})$  where,

for all  $p \in P$ , we have that  $\underline{q_{init}}(p) = q_p^{init}$  and  $\underline{b_{init}}(p) = \varepsilon$ . In other words, each process is in its initial local state and all the buffers are empty. On the other hand, the memory may have any initial value. The transition system induced by a concurrent system under the TSO semantics is then given by  $(C_{TSO}, \texttt{Init}_{TSO}, \rightarrow_{TSO})$ .

The TSO Reachability Problem Given a set Target of local state definitions, we use  $Reachable(TSO)(\mathcal{P})(\texttt{Target})$  to be a predicate that indicates the reachability of the set  $\{(\underline{q}, \underline{b}, mem) | \underline{q} \in \texttt{Target}\}$ , i.e., whether a configuration c, where the local state definition of c belongs to Target, is reachable. The reachability problem for TSO is to check, for a given Target, whether  $Reachable(TSO)(\mathcal{P})(\texttt{Target})$  holds or not. Using standard techniques we can reduce checking safety properties to the reachability problem. More precisely, Target denotes "bad configurations" that we do not want to occur during the execution of the system. For instance, for mutual exclusion protocols, the bad configurations are those where the local states of two processes are both in the critical sections. We say that the "program is correct" to indicate that Target is not reachable.

#### 4 Single-Buffer Semantics

The formal model of TSO [28, 30] is quite powerful since it uses *unbounded perfect* buffers. However, the reachability problem remains decidable [4]. Our goal is to exploit this to design a practically efficient verification algorithm. To do that, we introduce a new semantics model, called the *Single-Buffer (SB)* model that weaves the buffers of all processes into one unified buffer. The SB model satisfies two important properties (1) it is equivalent to the TSO semantics wrt. reachability, i.e., Target is reachable in the TSO semantics iff it is reachable in the SB semantics; (2) the induced transition system is "monotonic" wrt. some pre-order (on configurations) so that the classical infinite state model checking framework of [1] can be applied. Fix a concurrent system  $\mathcal{P} = (P, A)$ .

*Formal Semantics* A *SB-configuration c* is a triple  $(\underline{q}, b, \underline{z})$  where  $\underline{q}$  is (as in the case of TSO-semantics) a local state definition,  $b \in ([X \mapsto V] \times P \times X)^+$ , and  $\underline{z} : P \mapsto \mathbb{N}$ . Intuitively, the (only) buffer contains triples of the form (mem, p, x) where *mem* defines variable values (encoding a memory snapshot), x is the latest variable that has been written into, and p is the process that performed the write operation. Furthermore,  $\underline{z}$  represents a set of *pointers* (one per process) where, from the point of view of p, the word  $b \odot \underline{z}(p)$  is the sequence of write operations that have not yet been used for memory updates and the first element of the triple  $b(\underline{z}(p))$  represents the memory content. As we shall see below, the buffer will never be empty, since it is not empty in an initial configuration, and since no messages are ever removed from it during a run of the system (in the SB semantics, the update operation moves a pointer to the right instead of removing a message from the buffer). This implies (among other things) that the invariant  $\underline{z}(p) > 0$  is always maintained. We use  $C_{SB}$  to denote the set of SB-configurations.

Let  $c = (\underline{q}, b, \underline{z})$  be an SB-configuration. For every  $p \in P$  and  $x \in X$ , we use LastWrite(c, p, x) to denote the index of the most recent buffer message where p writes to x or the current memory of p if the aforementioned type of message does not exist in the buffer from the point of view of p. Formally, LastWrite(c, p, x) is the largest index i such that i = z(p) or b(i) = (mem, p, x) for some mem.

We define the transition relation  $\rightarrow_{SB}$  on the set of SB-configurations as follows. In a similar manner to the case of TSO, the relation is induced by members of  $\Delta \cup \Delta'$ . For configurations  $c = (\underline{q}, b, \underline{z}), c' = (\underline{q}', b', \underline{z}')$ , and  $t \in \Delta_p \cup \{\text{update}_p\}$ , we write  $c \xrightarrow{t}_{SB} c'$ to denote that one of the following conditions is satisfied:

- Nop:  $t = (q, \operatorname{nop}, q'), \underline{q}(p) = q, \underline{q}' = \underline{q}[p \leftrightarrow q'], b' = b \text{ and } \underline{z}' = \underline{z}$ . The operation changes only the local state of p.
- Write to store:  $t = (q, w(x, v), q'), \underline{q}(p) = q, \underline{q'} = \underline{q}[p \leftrightarrow q'], b(|b|)$  is of the form  $(mem_1, p_1, x_1), b' = b \cdot (mem_1[x \leftrightarrow v], p, x), \text{ and } \underline{z'} = \underline{z}$ . A new element is appended to the tail of the buffer. Values of variables in the new element are identical to those in the previous last element except that the value of x has been updated to v. Furthermore, we include the updating process p and the updated variable x.
- Update:  $t = update_p$ ,  $\underline{q}' = \underline{q}$ , b' = b,  $\underline{z}(p) < |b|$  and  $\underline{z}' = \underline{z}[p \leftrightarrow \underline{z}(p) + 1]$ . An update operation (as seen by p) is simulated by moving the pointer of p one step to the right. This means that we remove the oldest write operation that is yet to be used for a memory update. The removed element will now represent the memory contents from the point of view of p.
- Read:  $t = (q, \mathsf{r}(x, v), q'), \quad \underline{q}(p) = q, \quad \underline{q}' = \underline{q}[p \leftrightarrow q'], \quad b' = b, \text{ and } b(\texttt{LastWrite}(c, p, x)) = (mem_1, p_1, x_1) \text{ for some } mem_1, p_1, x_1 \text{ with } mem_1(x) = v.$
- Fence:  $t = (q, \text{fence}, q'), q(p) = q, q' = q[p \leftrightarrow q'], \underline{z}(p) = |b|, b' = b, \text{ and } \underline{z}' = \underline{z}$ . The buffer should be empty from the point of view of p when the transition is performed. This is encoded by the equality z(p) = |b|.
- ARW:  $t = (q, \operatorname{arw}(x, v, v'), q')$ ,  $\underline{q}(p) = q$ ,  $\underline{q'} = q[p \leftrightarrow q']$ ,  $\underline{z}(p) = |b|$ , b(|b|) is of the form  $(mem_1, p_1, x_1)$ ,  $mem_1(x) = v$ ,  $\overline{b'} = \overline{b} \cdot (mem_1[x \leftrightarrow v'], p, x)$ , and  $\underline{z'} = \underline{z}[p \leftrightarrow \underline{z}(p) + 1]$ . The fact that the buffer is empty from the point of view of p is encoded by the equality  $\underline{z}(p) = |b|$ . The content of the memory can then be fetched from the right-most element b(|b|) in the buffer. To encode that the buffer is still empty after the operation (from the point of view of p) the pointer of p is moved one step to the right.

We use  $c \rightarrow_{SB} c'$  to denote that  $c \xrightarrow{t}_{SB} c'$  for some  $t \in \Delta \cup \Delta'$ . The set Init<sub>SB</sub> of *initial* SB-configurations contains all configurations of the form  $(\underline{q_{init}}, b_{init}, \underline{z_{init}})$  where  $|b_{init}| = 1$ , and for all  $p \in P$ , we have that  $\underline{q_{init}}(p) = q_p^{init}$ , and  $\underline{z_{init}}(p) = 1$ . In other words, each process is in its initial local state. The buffer contains a single message, say of the form  $(mem_{init}, p_{init}, x_{init})$ , where  $mem_{init}$  represents the initial value of the memory. The memory may have any initial value. Also, the values of  $p_{init}$  and  $x_{init}$  are not relevant since they will not be used in the computations of the system. The pointers of all the processes point to the first position in the buffer. According to our encoding, this indicates that their buffers are all empty. The transition system induced by a concurrent system under the SB semantics is then given by  $(C_{SB}, Init_{SB}, \rightarrow_{SB})$ .

The SB Reachability Problem We define the predicate  $Reachable(SB)(\mathcal{P})(\texttt{Target})$ , and the reachability problem for the SB semantics, in a similar manner to TSO. The following theorem states equivalence of the reachability problems under TSO and SB semantics. Due to its technicality and lack of space, we leave the proof for the appendix.

**Theorem 1.** For a concurrent program  $\mathcal{P}$  and a local state definition Target, the reachability problems are equivalent under the TSO and SB semantics.

### 5 The SB Reachability Algorithm

In this section, we present an algorithm for checking reachability of an (infinite) set of configurations characterized by a (finite) set Target of local state definitions. In addition to answering the reachability question, the algorithm also provides an "error trace" in case Target is reachable. First, we define an ordering  $\Box$  on the set of SBconfigurations, and show that it satisfies two important properties, namely (i) it is a well quasi-ordering (wqo), i.e., for every infinite sequence  $c_0, c_1, \ldots$  of SB-configurations, there are i < j with  $c_i \sqsubseteq c_j$ ; and (ii) the SB-transition relation  $\rightarrow_{SB}$  is monotonic wrt.  $\sqsubseteq$ . The algorithm performs backward reachability analysis from the set of configurations with local state definitions that belong to Target. During each step of the search procedure, the algorithm takes the upward closure (wrt.  $\sqsubseteq$ ) of the generated set of configurations. By monotonicity of  $\sqsubseteq$  it follows that taking the upward closure preserves exactness of the analysis. From the fact that we always work with upward closed sets and that  $\sqsubseteq$  is a wqo it follows that the algorithm is guaranteed to terminate. In the algorithm, we use a variant of finite-state automata, called *SB-automata*, to encode (potentially infinite) sets of SB-configurations.

Ordering For an SB-configuration  $c = (\underline{q}, b, \underline{z})$  we define ActiveIndex $(c) := \min \{\underline{z}(p) | p \in P\}$ . In other words, the part of b to the right of (and including) ActiveIndex(c) is "active", while the part to the left is "dead" in the sense that all its content has already been used for memory updates. The left part is therefore not relevant for computations starting from c.

Let  $c = (\underline{q}, b, \underline{z})$  and  $c' = (\underline{q}', b', \underline{z}')$  be two SB-configurations. Define j := ActiveIndex (c) and j' := ActiveIndex (c'). We write  $c \sqsubseteq c'$  to denote that (i)  $\underline{q} = \underline{q}'$  and that (ii) there is an injection  $g : \{j, j+1, \ldots, |b|\} \mapsto \{j', j'+1, \ldots, |b'|\}$  such that the following conditions are satisfied. For every  $i, i_1, i_2 \in \{j, \ldots, |b|\}, (1) i_1 < i_2$  implies  $g(i_1) < g(i_2), (2) \ b(i) = b'(g(i)), (3)$  LastWrite (c', p, x) = g(LastWrite (c, p, x)) for all  $p \in P$  and  $x \in X$ , and (4)  $\underline{z}'(p) = g(\underline{z}(p))$  for all  $p \in P$ . The first condition means that g is strictly monotonic. The second condition corresponds to that the *active* part of b is a sub-word of the *active* part of b'. The third condition ensures the last write indices wrt. all processes and variables are consistent. The last condition ensures each process points to identical elements in b and b'.

We get the following lemma from the fact that (i) the sub-word relation is a wellquasi ordering on finite words [15], and that (ii) the number of states and messages (associated with last write operations and pointers) that should be equal, is finite.

#### **Lemma 1.** The relation $\sqsubseteq$ is a well-quasi ordering on SB-configurations.

The following lemma shows effective monotonicity of the SB-transition relation wrt.  $\sqsubseteq$ . As we shall see below, this allows the reachability algorithm to only work with upward closed sets. Monotonicity is used in the termination of the reachability algorithm. The effectiveness aspect is used in the fence insertion algorithm (cf. Section 6).

#### **Lemma 2.** $\rightarrow_{SB}$ is effectively monotonic wrt. $\sqsubseteq$ .

Recall that the term *effective monotonicity* is defined in Section 2. The *upward closure* of a set *C* is defined as  $C\uparrow:=\{c' | \exists c \in C, c \sqsubseteq c'\}$ . A set *C* is *upward closed* if  $C = C\uparrow$ .

SB-Automata First we introduce an alphabet  $\Sigma := ([X \mapsto V] \times P \times X) \times 2^P$ . Each element  $((mem, p, x), P') \in \Sigma$  represents a single position in the buffer of an SB-configuration. More precisely, the triple (mem, p, x) represents the message stored at that position and the set  $P' \subseteq P$  gives the (possibly empty) set of processes whose pointers point to the given position. Consider a word  $w = a_1 a_2 \cdots a_n \in \Sigma^*$ , where  $a_i$  is of the form  $((mem_i, p_i, x_i), P_i)$ . We say that w is proper if, for each process  $p \in P$ , there is exactly one  $i : 1 \le i \le n$  with  $p \in P_i$ . In other words, the pointer of each process is uniquely mapped to one position in w. A proper word w of the above form can be "decoded" into a (unique) pair decoding  $(w) := (b, \underline{z})$ , defined by (i) |b| = n, (ii)  $b(i) = (mem_i, p_i, x_i)$  for all  $i : 1 \le i \le n$ , and (iii)  $\underline{z}(p)$  is the unique integer  $i : 1 \le i \le n$  such that  $p \in P_i$  (the value of i is well-defined since w is proper). We extend the function to sets of words where decoding  $(W) := \{decoding(w) | w \in W\}$ .

An SB-automaton A is a tuple  $(S, \Delta, S^{final}, h)$  where S is a finite set of *states*,  $\Delta \subseteq S \times \Sigma \times S$  is a finite set of transitions,  $S^{final} \subseteq S$  is the set of *final* states, and  $h: (P \mapsto Q) \mapsto S$ . The total function h defines a labeling of the states of A by the local state definitions of the concurrent program  $\mathcal{P}$ , such that each  $\underline{q}$  is mapped to a state  $h(\underline{q})$ in A. For a state  $s \in S$ , we define L(A, s) to be the set of words of the form  $w = a_1 a_2 \cdots a_n$ such that there are states  $s_0, s_1, \ldots, s_n \in S$  satisfying the following conditions: (i)  $s_0 = s$ , (ii)  $(s_i, a_{i+1}, s_{i+1}) \in \Delta$  for all  $i: 0 \leq i < n$ , (iii)  $s_n \in S^{final}$ , and (iv) w is proper. We define the *language* of A by  $L(A) := \{(\underline{q}, b, \underline{z}) \mid (b, \underline{z}) \in decoding (L(A, h(\underline{q})))\}$ . Thus, the language L(A) characterizes a set of SB-configurations. More precisely, the configuration  $(\underline{q}, b, \underline{z})$  belongs to L(A) if  $(b, \underline{z})$  is the decoding of a word that is accepted by A when A is started from the state  $h(\underline{q})$  (the state labeled by  $\underline{q}$ ). A set C of SB-configurations is said to be *regular* if C = L(A) for some SB-automaton A.

*Operations on SB-Automata* We show that we can compute the operations (union, intersection, test emptiness, compute predecessor, etc.) needed for the reachability algorithm. First, observe that regular sets of SB-configurations are closed under union and intersection. For SB-automata  $A_1, A_2$ , we use  $A_1 \cap A_2$  to denote an automaton A such that  $L(A) = L(A_1) \cap L(A_2)$ . We define  $A_1 \cup A_2$  in a similar manner. We use  $A^{\emptyset}$  to denote an (arbitrary) automaton whose language is empty. We can construct SB-automata for the set of initial SB-configurations, and for sets of SB-configurations characterized by local state definitions.

**Lemma 3.** We can compute an SB-automaton  $A^{init}$  such that  $L(A^{init}) = \text{Init}_{SB}$ . For a set Target of local state definitions, we can compute an SB-automaton  $A^{final}$  (Target) such that  $L(A^{final}(\text{Target})) := \{(q, b, \underline{z}) | q \in \text{Target}\}.$ 

The following lemma tells us that regularity of a set is preserved by taking upward closure, and that we in fact can compute an automaton describing its upward closure.

**Lemma 4.** For an SB-automaton A we can compute an SB-automaton  $A\uparrow$  such that  $L(A\uparrow) = L(A)\uparrow$ .

We define the *predecessor function* as follows. Let  $t \in \Delta \cup \Delta'$  and let C be a set of SB-configurations. We define  $\operatorname{Pre}_t(C) := \{c \mid \exists c' \in C, c \xrightarrow{t}_{SB} c'\}$  to denote the set of immediate predecessor configurations of C w.r.t. the transition t. In other words,  $Pre_t(C)$  is the set of configurations that can reach a configuration in *C* through a single execution of *t*. The following lemma shows that Pre preserves regularity, and that in fact we can compute the automaton of the predecessor set.

**Lemma 5.** For a transition t and an SB-automaton A, we can compute an SBautomaton  $Pre_t(A)$  such that  $L(Pre_t(A)) = Pre_t(L(A))$ .

Reachability Algorithm The algorithm performs a symbolic backward reachability analysis, where we use SB-automata for representing infinite sets of SB-configurations. In fact, the algorithm also provides *traces* that we will use to find places inside the code where to insert fences (see Section 6). For a set Target of local state definitions, a *trace*  $\delta$  to Target is a sequence of the form  $A_0t_1A_1t_2\cdots t_nA_n$ where  $A_0, A_1, \ldots, A_n$  are SBautomata,  $t_1, \ldots, t_n$  are transitions, and (i)  $L(A_0) \cap \text{Init}_{SB} \neq \emptyset$ ; (ii)  $A_i = (\operatorname{Pre}_t(A_{i+1})) \uparrow$  for all  $i: 0 \leq i < n$  (even if  $L(A_{i+1})$  is upward-closed, it is still possible that  $L(\operatorname{Pre}_t(A_{i+1}))$  is not upward-

# Algorithm 1: Reachability

```
input : A concurrent program \mathcal{P} and a finite
                 set Target of local state definitions.
     output: "unreachable" if
                  \neg Reachable(SB)(\mathcal{P})(\texttt{Target}) holds.
                 A trace to Target otherwise.
 1 \mathcal{W} \leftarrow \{A^{final} (\texttt{Target})\};
 2 A^{\mathcal{V}} \leftarrow A^{\emptyset};
 3 while \mathcal{W} \neq \emptyset do
       Pick and remove a trace \delta from \mathcal{W};
 4
       A \leftarrow head(\delta);
 5
       if L(A \cap A^{init}) \neq \emptyset then return \delta;
 6
       if L(A) \subseteq L(A^{\mathcal{V}}) then discard A;
 7
 8
       else
          \mathcal{W} \leftarrow \left\{ \delta' \in \mathcal{W} | L(head(\delta')) \not\subseteq L(A) \right\} \cup
 9
          {(\operatorname{Pre}_{t}(A))\uparrow \cdot t \cdot \delta | t \in \Delta};
         A^{\mathcal{V}} \leftarrow A^{\mathcal{V}} \cup A
10
11 return "unreachable";
```

closed; however due to monotonicity taking upward closure does not affect exactness of the analysis); and (iii)  $A_n = A^{final}$  (Target). In the following, we use  $head(\delta)$  to denote the SB-automaton  $A_0$ . The algorithm inputs a finite set Target, and checks the predicate  $Reachable(SB)(\mathcal{P})$  (Target). If the predicate does not hold then Algorithm 1 simply answers *unreachable*; otherwise, it returns a *trace*. It maintains a *working* set  $\mathcal{W}$  that contains a set of traces. Intuitively, in a trace  $A_0t_1A_1t_2\cdots t_nA_n \in \mathcal{W}$ , the automaton  $A_0$  has been "detected" but not yet "analyzed", while the rest of the trace represents a sequence of transitions and SB-automata that has led to the generation of  $A_0$ . The algorithm also maintains an automaton  $A^{\mathcal{V}}$  that encodes configurations that have already been analyzed.

Initially,  $A^{\Psi}$  is an automaton recognizing the empty language, and  $\mathcal{W}$  is the singleton  $\{A^{final}(\text{Target})\}$ . In other words, we start with a single trace containing the automaton representing configurations induced by Target (can be constructed by Lemma 3). At the beginning of each iteration, the algorithm picks and removes a trace  $\delta$  (with head A) from the set  $\mathcal{W}$ . First it checks whether A intersects with  $A^{init}$  (can be constructed by Lemma 3). If yes, it returns the trace  $\delta$ . If not, it checks whether A is covered by  $A^{\Psi}$  (i.e.,  $L(A) \subseteq L(A^{\Psi})$ ). If yes then A does not carry any new information and it (together with its trace) can be safely discarded. Otherwise, the algorithm performs the following operations: (i) it discards all elements of  $\mathcal{W}$  that are covered by A; (ii) it adds A to  $A^{\Psi}$ ; and (iii) for each transition t it adds a trace  $A_1 \cdot t \cdot \delta$  to  $\mathcal{W}$ , where we

compute  $A_1$  by taking the predecessor  $\operatorname{Pre}_t(A)$  of A wrt. t, and then taking the upward closure (Lemmata 4 and 5). Notice that since we take the upward closure of the generated automata, and since  $A^{final}$  (Target) accepts an upward closed set, then  $A^{\mathcal{V}}$  and all the automata added to  $\mathcal{W}$  accept upward closed sets. The algorithm terminates when  $\mathcal{W}$  becomes empty.

**Theorem 2.** *The reachability algorithm always terminates with the correct answer.* 

## 6 Fence Insertion

Our fence insertion algorithm is parameterized by a predefined *placement constraint* G where  $G \subseteq Q$ . The algorithm will place fences only after local states that belong to G. This gives the user the freedom to choose between the efficiency of the verification algorithm and the number of fences that are needed to ensure correctness of the program. The weakest placement constraint is defined by taking G to be the set of all local states of the processes, which means that a fence might be placed anywhere inside the program. On the other hand, one might want to place fences only after write operations, place them only before read operations, or avoid putting them within certain loops (e.g., loops that are known to be executed often during the runs of the program). For any given G, the algorithm finds the minimal sets of fences (if any) that are sufficient for correctness. First, we show how to use a trace  $\delta$  to derive a *counter-example*: an SB-computation that reaches Target. From the counter example, we explain how to derive a set of fences in G such that the insertion of at least one element of the set is necessary in order to eliminate the counter-example. Finally, we introduce the fence insertion algorithm.

Fences We identify fences with local states. For a concurrent program  $\mathcal{P} = (P,A)$  and a fence  $f \in Q$ , we use  $\mathcal{P} \oplus f$  to denote the concurrent program we get by inserting a fence operation just after the local state f in  $\mathcal{P}$ . Formally, if  $f \in Q_p$ , for some  $p \in P$ , then  $\mathcal{P} \oplus f := \left(P, \left\{A'_{p'} | p' \in P\right\}\right)$  where  $A'_{p'} = A_{p'}$  if  $p \neq p'$ . Furthermore, if  $A_p =$  $\left(Q_p, q_p^{init}, \Delta_p\right)$ , then we define  $A'_p = \left(Q_p \cup \{q'\}, q_p^{init}, \Delta'_p\right)$  with  $q' \notin Q_p$ , and  $\Delta'_p = \Delta_p \cup$  $\left\{(f, \text{fence}, q')\right\} \cup \left\{(q', op, q'') | (f, op, q'') \in \Delta_p\right\} \setminus \left\{(f, op, q'') | (f, op, q'') \in \Delta_p\right\}$ . We say F is minimal wrt. a set Target of local state definitions and a placement constraint G if  $F \subseteq G$  and Reachable(SB)  $(\mathcal{P} \oplus F \setminus \{f\})$  (Target) holds for all  $f \in F$  but not Reachable(SB)  $(\mathcal{P} \oplus F)$  (Target). We use  $F_{min}^G(\mathcal{P})$  (Target) to denote the set of minimal sets of fences in  $\mathcal{P}$  wrt. Target that respect the placement constraint G.

Counter-Example Generation Consider a trace  $\delta = A_0 t_1 A_1 t_2 \cdots t_n A_n$ . We show how to derive a counter-example from  $\delta$ . Formally, a counter-example is a run  $c_0 \xrightarrow{t_1} S_B c_1 \xrightarrow{t_2} S_B \cdots \xrightarrow{t_m} S_B c_m$  of the transition system induced from  $\mathcal{P}$  under the SB semantics, where  $c_0 \in \text{Init}_{SB}$  and  $c_m \in \{(\underline{q}, b, \underline{z}) | \underline{q} \in \text{Target}\}$ . We assume a function *choose* that, for each automaton A, chooses a member of L(A) (if  $L(A) \neq \emptyset$ ), i.e., *choose* (A) = w for some arbitrary but fixed  $w \in L(A)$ . We will define  $\pi$  using a sequence of configurations  $c_0, \ldots, c_n$  where  $c_i \in L(A_i)$  for  $i: 0 \leq i \leq n$ . Define  $c_0 := choose (A_0 \cap A^{init})$ . The first configuration  $c_0$  in  $\pi$  is a member of the intersection of  $A_0$  and  $A^{init}$  (this intersection is not empty by the definition of a trace). Suppose that we have computed  $c_i$  for some  $i: 0 \le i < n$ . Since  $A_i = \operatorname{Pre}_{t_{i+1}}(A_{i+1})\uparrow$  and  $c_i \in L(A_i)$ , there exist  $c'_i \in \operatorname{Pre}_{t_{i+1}}(A_{i+1}) \subseteq L(A_i)$  and  $d_{i+1} \in L(A_{i+1})$  such that  $c'_i \sqsubseteq c_i$  and  $c'_i \xrightarrow{t_{i+1}} SB d_{i+1}$ . Since there are only finitely many configurations that are smaller than  $c_i$  wrt.  $\sqsubseteq$ , we can indeed compute both  $c'_i$  and  $d_{i+1}$ . By Lemma 2, we know we can compute a configuration  $c_{i+1}$  and a run  $\pi_{i+1}$  such that  $d_{i+1} \sqsubseteq c_{i+1}$  and  $c_i \xrightarrow{\pi_{i+1}} SB c_{i+1}$ . Since  $L(A_{i+1}\uparrow)$  is upward closed, we know that  $c_{i+1} \in L(A_{i+1}\uparrow)$ . We define  $\pi := c_0 \bullet \pi_1 \bullet c_1 \bullet \pi_2 \bullet \cdots \bullet \pi_n \bullet c_n$ . We use CounterEx ( $\delta$ ) to denote such a  $\pi$ .

*Fence Inference* We will identify points along a counter-example  $\pi = c_0 \xrightarrow{t_1} SB c_1 \xrightarrow{t_2} SB \cdots \xrightarrow{t_{n-1}} SB c_{n-1} \xrightarrow{t_n} SB c_n}$  at which read operations overtake write operations and derive a set of fences such that any one of them forbids such an overtaking. We do this in several steps. Let  $c_i$  be of the form  $(\underline{q}_i, b_i, \underline{z}_i)$ . Define  $n_i := |b_i|$ . First, we define a sequence of functions  $\alpha_0, \ldots, \alpha_n$  where  $\alpha_i$  associates to each message in the buffer  $b_i$  the position in  $\pi$  of the write transition that gave rise to the message. Below we explain how to generate those  $\alpha$  functions. The first message  $b_i(1)$  in each buffer represents the initial state of memory. It has not been generated by any write transition, and therefore  $\alpha_i(1)$  is undefined. Since  $b_0$  contains exactly one message,  $\alpha_0(j)$  is undefined for all j. If  $t_{i+1}$  is not a write transition sasociated to all messages have been defined). Otherwise, we define  $\alpha_{i+1}(j) := \alpha_i(j)$  if  $2 \le j \le n_i$  and define  $\alpha_{i+1}(n_i+1) := i+1$ . In other words, a new message will be appended to the end of the buffer (placed at position  $n_{i+1} = n_i + 1$ ); and to this message).

Next, we identify the write transitions that have been overtaken by read operations. Concretely, we define a function Overtaken such that, for each  $i : 1 \leq i \leq n$ , if  $t_i$  is a read transition then the value Overtaken $(\pi)(i)$  gives the positions of the write transitions in  $\pi$  that have been overtaken by the read operation. Formally, if  $t_i$  is not a read transition define Overtaken $(\pi)(i) := \emptyset$ . Otherwise, assume that  $t_i = (q, r(x, v), q') \in \Delta_p$  for some  $p \in P$ . We have Overtaken $(\pi)(i) := \{\alpha_i(j) | \text{LastWrite}(c_i, p, x) < j \leq n_i \wedge t_{\alpha_i(j)} \in \Delta_p \}$ . In other words, we consider the process p that has performed the transition  $t_i$  and the variable x whose value is read by p in  $t_i$ . We search for pending write operations issued by p on variables different from x. These are given by transitions that (i) belong to p and (ii) are associated with messages inside the buffer that belong to p and that are yet to be used for updating the memory (they are in the postfix of the buffer to the right of LastWrite $(c_i, p, x)$ ).

Finally, we notice that, for each  $i: 1 \le i \le n$  and each  $j \in \texttt{Overtaken}(\pi)(i)$ , the pair (j,i) represents the position j of a write operation and the position i of a read operation that overtakes the write operation. Therefore, it is necessary to insert a fence at least in one position between such a pair in order to ensure that we eliminate at least one of the overtakings that occur along  $\pi$ . Furthermore, we are only interested in local states that belong to the placement constraint G. To reflect this, we define  $\texttt{Barrier}(G)(\pi) := \left\{ \underline{q}_k(p) | \exists i: 1 \le i \le n. \exists j \in \texttt{Overtaken}(\pi)(i). j \le k < i \right\} \cap G.$ 

Algorithm Our fence insertion algorithm (Algorithm 2) inputs a concurrent program  $\mathcal{P}$ , a placement constraint G, and a finite set Target of local state definitions, and returns all minimal sets of fences  $(F^G_{min}\left(\mathcal{P}\right)(\texttt{Target})).$  If this set is empty then we conclude that the program cannot be made correct by placing fences in G. In this case, and if G = Q (or indeed, if G includes sources of all read operations or destinations of all write operations), the program is not correct even under SC-semantics (hence no set of fences can make it correct).

**Theorem 3.** For a concurrent program  $\mathcal{P}$ , a placement constraint G, and a finite set Target, Algorithm 2 terminates and returns  $F_{\min}^G(\mathcal{P})$ (Target).



*Remark 1.* If only a smallest minimal set is of interest, then it is sufficient to implement W as a queue and to return the first added element to C.

### 7 Experimental Results

We have evaluated our approach on several benchmark examples including some difficult problem sets that cannot be handled by *any previous approaches*. We have implemented Algorithm 2 in OCaml and run the experiments using a laptop computer with an Intel Core i3 2.26 GHz CPU and 4GB of memory. Table 1 summarizes our results. The placement constraint only allows fences immediately after write operations. The experiments were run in two modes: one until the first minimal set of fences is found, and one where all minimal sets of fences are found. For each concurrent program we give the program size (number of processes, number of states, variables and transitions), the total required time in seconds, the number of inserted fences in the smallest minimal fence set and the number of minimal fence sets.

Our implementation is able to verify all above examples. This is beyond the capabilities of previous approaches. In particular, none of our examples is data-race free. Furthermore, some of our examples may generate an arbitrary number of messages inside the buffers and they may have sequential inconsistent behaviors. To the best of our knowledge, only the approaches in [19] and in [22] are potentially able to handle such general classes of problems. However, the approach of [22] does not guarantee termination. The work in [19] abstracts away the *order* between buffer messages, and hence it cannot handle examples where the order of messages sent to the buffer is crucial (such as the "Increasing Sequence" example in the table). See the appendix for further details.

	Size	Total time	Total time	Fences	Number of
	Proc./States/Var./Trans	seconds	seconds	necessary	minimal
		(one fence set)	(all fence sets)	(smallest set)	fence sets
1. Simple Dekker [31]	2/8/2/10	0.02	0.02	1 per process	1
2. Full Dekker [11]	2/14/3/18	0.28	0.28	1 per process	1
3. Peterson [29]	2/10/3/14	0.24	0.6	1 per process	1
4. Lamport Bakery [20]	2/22/4/32	52	5538	2 per process	4
5. Lamport Fast [21]	2/26/4/38	6.5	6.5	2 per process	1
6. CLH Queue Lock[25]	2/48/4/60	26	26	0	1
7. Sense Reversing Barrier [26]	2/16/2/24	1.1	1.1	0	1
8. Burns [24]	2/9/2/11	0.07	0.07	1 per process	1
9. Dijkstra [24]	2/14/3/24	9.5	10	1 per process	1
10. Tournament Barriers [14]	2/8/2/8	1.2	1.2	0	1
11. A Task Scheduling Algorithm	3/7/2/9	60	60	0	1
12. Increasing Sequence	2/26/1/44	25	27	0	1
13. Alternating Bit	2/8/2/12	0.2	0.2	0	1
14. Producer Consumer, v1, N=2	18/3/22	0.2	0.2	Erroneous	0
15. Producer Consumer, v1, N=3	22/4/28	4.5	4.5	Erroneous	0
16. Producer Consumer, v2, N=2	14/3/18	5.7	5.7	0	1
17. Producer Consumer, v2, N=3	16/4/22	580	583	0	1

Table 1. Analyzed concurrent programs

# 8 Conclusion

We have presented a sound and complete method for automatic fence insertion in finitestate programs running under the TSO memory model, based on a new (so called) SB-semantics. We have automatically verified several challenging examples, including some that cannot be handled by existing approaches. The design of the new SB semantics is not a trivial task. For instance, "obvious" variants such as simply making the buffer in TSO "lossy", or removing the pointers or storing less information inside the messages of the SB-buffer would fail, since they yield either over- or underapproximations (even wrt. reachability properties). Also the ordering we define on SB configurations cannot be "translated back" to an ordering on TSO configuration (this would make it possible to apply our method directly on TSO rather than on the SB semantics). The reason is that standard proofs that show reductions between different semantics (models), where each configuration in one model is shown to be in (bi-)simulation with a configuration in the other model cannot be used here. Given an SBconfiguration, it is not obvious how to define an "equivalent" TSO configuration, and vice versa. However (crucially, as shown in the proof of Theorem 1) we show that each computation in one semantics violating/satisfying a given safety property is simulated by a (whole) computation that violates/satisfies the same safety property in the other. Our method can be carried over to other memory models such as PSO in a straightforward manner. In the future, we plan to apply our techniques to more memory models and to combine with predicate abstraction to enable handling programs with unbounded data.

# References

- 1. P. A. Abdulla, K. Cerans, B. Jonsson, and Y.-K. Tsay. General decidability theorems for infinite-state systems. In *LICS*, 1996.
- S. Adve and K. Gharachorloo. Shared memory consistency models: a tutorial. *Computer*, 29(12), 1996.
- 3. J. Alglave and L. Maranget. Stability in weak memory models. In CAV, 2011.

- M. F. Atig, A. Bouajjani, S. Burckhardt, and M. Musuvathi. On the verification problem for weak memory models. In *POPL*, 2010.
- 5. M. F. Atig, A. Bouajjani, and G. Parlato. Getting rid of store-buffers in TSO analysis. In *CAV*, 2011.
- S. Burckhardt, R. Alur, and M. Martin. CheckFence: Checking consistency of concurrent data types on relaxed memory models. In *PLDI*, 2007.
- 7. S. Burckhardt, R. Alur, and M. M. Martin. Bounded model checking of concurrent data types on relaxed memory models: A case study. In *CAV*, 2006.
- S. Burckhardt, R. Alur, and M. Musuvathi. Effective program verification for relaxed memory models. In CAV, 2008.
- J. Burnim, K. Sen, and C. Stergiou. Testing concurrent programs on relaxed memory models. Technical Report UCB/EECS-2010-32, UCB, 2010.
- J. Burnim, K. Sen, and C. Stergiou. Sound and complete monitoring of sequential consistency in relaxed memory models. In *TACAS*, 2011.
- 11. E. W. Dijkstra. *Cooperating sequential processes*. Springer-Verlag New York, Inc., New York, NY, USA, 2002.
- X. Fang, J. Lee, and S. P. Midkiff. Automatic fence insertion for shared memory multiprocessing. In *ICS*. ACM, 2003.
- K. Fraser. Practical lock-freedom. Technical Report UCAM-CL-TR-579, University of Cambridge, Computer Laboratory, 2004.
- D. Hensgen, R. Finkel, and U. Manber. Two algorithms for barrier synchronization. *IJPP*, 17, February 1988.
- G. Higman. Ordering by divisibility in abstract algebras. Proc. London Math. Soc. (3), 2(7), 1952.
- 16. T. Huynh and A. Roychoudhury. A memory model sensitive checker for C#. In FM, 2006.
- 17. I. Inc. Intel<sup>TM</sup>64 and IA-32 Architectures Software Developer's Manuals.
- M. Kuperstein, M. Vechev, and E. Yahav. Automatic inference of memory fences. In FM-CAD, 2011.
- M. Kuperstein, M. Vechev, and E. Yahav. Partial-coherence abstractions for relaxed memory models. In *PLDI*, 2011.
- 20. L. Lamport. A new solution of dijkstra's concurrent programming problem. CACM, 17, August 1974.
- 21. L. Lamport. A fast mutual exclusion algorithm, 1986.
- A. Linden and P. Wolper. An automata-based symbolic approach for verifying programs on relaxed memory models. In SPIN, 2010.
- A. Linden and P. Wolper. A verification-based approach to memory fence insertion in relaxed memory systems. In SPIN, 2011.
- 24. N. Lynch and B. Patt-Shamir. DISTRIBUTED ALGORITHMS, Lecture Notes for 6.852 FALL 1992. Technical report, MIT, Cambridge, MA, USA, 1993.
- P. Magnusson, A. Landin, and E. Hagersten. Queue locks on cache coherent multiprocessors. In *IPPS*. IEEE Computer Society, 1994.
- J. M. Mellor-Crummey and M. L. Scott. Algorithms for scalable synchronization on sharedmemory multiprocessors. ACM Trans. Comput. Syst., 9, February 1991.
- 27. S. Owens. Reasoning about the implementation of concurrency abstractions on x86-tso. In *ECOOP*. 2010.
- 28. S. Owens, S. Sarkar, and P. Sewell. A better x86 memory model: x86-tso. In TPHOL, 2009.
- 29. G. L. Peterson. Myths About the Mutual Exclusion Problem. IPL, 12(3), 1981.
- P. Sewell, S. Sarkar, S. Owens, F. Z. Nardelli, and M. O. Myreen. x86-tso: A rigorous and usable programmer's model for x86 multiprocessors. *CACM*, 53, 2010.
- 31. D. Weaver and T. Germond, editors. *The SPARC Architecture Manual Version 9.* PTR Prentice Hall, 1994.

### **A** Examples

We present in the following the examples we used for testing our approach. Unless otherwise specified, all examples are correct under SC semantics and the initial values of variables are set to 0. All of the examples are not data-race free. Typically, we have applied our approach on systems with two processes. For a variable v, we write v[i] to mean a (possibly shared) variable associated with process *i*. Local variables are prefixed with an underscore. In our experiments, we used targets of write operations as a placement constraint. We make explicit in the code the fences automatically introduced by our tool. Here, we consider correctness properties such as mutual exclusion for locks and mutex algorithms, and synchronization for barrier algorithms.

*Dekker algorithm:* We experimented with two versions of the classical Dekker algorithm for mutual exclusion. First (see Figure 1) the simplified version (mentioned in the manual of the SPARC architecture [31]) uses one boolean *flag* per process *i*. Each process uses *flag* to notify the other process of its interest in accessing the critical section. A process only accesses the critical section if the other one is not interested. Our analysis finds derives a fence after the write at line 2 and proves the resulting program respects mutual exclusion under TSO.

// Process[i : {0,1}]	$5 \_ if _f lag = 1$
while true	6 store flag [ i ]=0;
2 store flag [ i ]=1;	7goto 2;
3 <u>fence</u> ;	8//CS;
$4 \_ load _ flag = flag [1-i];$	<pre>store flag[i]=0;</pre>

Fig. 1. A simple version of the Dekker's algorithm for ensuring mutual exclusion among two processes.

The second version (see Figure 2) is starvation free. This is achieved with the addition of a variable *turn* (initially set to 0 or 1) that gives alternatively the priority to each of the two processes. Again, our analysis correctly inserts one fence per process after the write at line 2, and proves the resulting program correct under TSO.

The algorithm can be equivalently implemented by replacing the **goto** at line 11 by a store flag[i]=1 and a fence. This alternative implementation requires two fences per process, but there will be no difference in the number of times a fence is actually executed in order to access the critical section.

*Peterson algorithm:* This algorithm makes use of a boolean *flag* per process in addition to a *turn* variable (initially set to 0 or 1) to ensure mutual exclusion (see Figure 3). The *flag* is used to notify the other process of the interest in accessing the critical section. Each process systematically gives priority to the other process by setting the *turn* variable. In case of a tie, the last process to set the variable *turn* loses. Our analysis correctly inserts a fence after the write at line 3 and proves the resulting program respects mutual exclusion under TSO.

```
// Process [i : \{0,1\}]:
while true
                                                _while _turn != i
_2 _____ store flag [i]=1;
                                                  __load _turn=turn;
                                         10.
3 .___<u>fence</u>;
                                                 _goto 2;
                                        11 .
4 \_ load _ flag = flag [1-i];
                                              \_load \_flag=flag[1-i];
                                        12 .
5 \_ while _ flag == 1
                                        13 __//CS
6 ____load _turn=turn;
                                        _{14} _____ store turn=1-i;
7 _____ if _turn != i
                                        15 ____flag [ i ]=0;
s _____ store flag [i]=0;
```

Fig. 2. Dekker's algorithm without deadlock for mutual exclusion with two processes.

// Process[i : {0,1}]:	1 load flag = flag[1 i];
while true	= 10ad turn = turn;
$2 \_$ store flag[i] = 1;	while $f = 1 + x + y = 1 - i$
$3 \_ store turn = 1-i;$	$s \_ white \_ mag = 1 \ \alpha \_ turm = 1 = 1,$
4 <u>fence</u> ;	$s_{i} = f_{i} = 0$
5 <b>do</b>	$\lim_{n \to \infty} \operatorname{store} \operatorname{IIag}[1] = 0,$

Fig. 3. Peterson's algorithm for mutual exclusion with two processes

Lamport's Bakery algorithm: In this mutual exclusion algorithm, each process that wants to access the critical section needs to choose a number that is strictly larger than the numbers of all other processes (see Figure 4). The process with the smallest number is allowed to enter the critical section. In case of a tie, the algorithm uses the identifiers to define priorities. In addition, a boolean variable c per process is used to notify other processes of whether the concerned process is choosing its number. Without making the test on c at lines 13-15, a process p might access its critical section based on the old value of the other process q, when in fact q is about to choose the same value as p for its number. This would violate mutual exclusion if the slower process q has higher priority when it reaches line 17. We bounded possible values for the number variables by 2, and checked whether mutual exclusion is respected under TSO. Our approach automatically infers four minimal sets of fences, and proves the resulting programs respect mutual exclusion under TSO. These sets correspond to placing two fences per process, one at line 3 and the other at either line 10 or line 12.

*Fast Lamport:* The algorithm focuses on having a constant number of reads and writes when there is no contention, as opposed to other parameterized algorithms that require a linear amount of memory accesses. The processes share an array of N variable and two variables x and y. Our analysis derives two fences (per process) after the writes at lines 3 and 11, and proves the resulting program safe with respect to mutual exclusion under TSO.

*Burns algorithm:* This mutual exclusion algorithm assumes the (arbitrarily many, here two) processes to be ordered according to their identifiers (see Figure 6). It uses one boolean *flag* per process. Each process performs three global reads to check that the flags associated to the other processes are 0 in order to access its critical section. More

```
// Process[i : {0,1}]:
while true
                                     13 ____do
                                     14 _____load _c = c[1-i];
_2 _____ store c[i]=1;
3 ____<u>fence</u>;
                                     15 \_while _c != 0;
4 \_ load _n[1-i] = n[1-i];
                                     16 ___do
5 \_ if _n[1-i] == 2
                                     17 \_ load _n[1-i] = n[1-i];
6 _____ store c[i]=0
                                     18 \_ while _n[1-i]!=0
7 ____goto 2;
                                     19 ___& (_n[1-i] <_n[i]
s \_ n [i] = 1 + n [1 - i];
                                     _{21} _____& i < 1-i ));
s \_ store n[i] = n[i];
                                     22 __//CS ;
10 <u>fence</u>; // Alternative 1
11 ____store c[i]=0;
                                     _{23} _____ store n[i]=0;
12 <u>fence</u>; // Alternative 2
```

Fig.4. Lamport's Bakery algorithm for mutual exclusion. We analyzed an instance with two processes.



Fig. 5. Lamport's Fast algorithm. We analyzed an instance with two processes.

precisely, a process performs two global reads to the right, and one to the left. If the process sees that another process to the right has a *flag* equal to one, it gives up by restarting and setting its flag to 0. It however does not give up if it sees a process to the right with *flag* equals one and waits for it instead. As a result, the code is different for process 0 and process 1 as the first process does not have any process to the left, while the second does not have any process to the right (see Figure 6). Our analysis infers two fences (one per process) after the writes at line 2 for process one and line 6 for process 2. The analysis proves mutual exclusion for the resulting program under TSO.

*Dijkstra algorithm:* The algorithm uses one *flag* with values in  $\{0, 1, 2\}$  per process, and one global variable *turn* with values in the set of identifiers of the arbitrary many processes union the singleton  $\{0\}$  (here there are two processes with id 1 and 2, so *turn* has the domain  $\{0, 1, 2\}$ , see Figure 7). A process uses the *turn* variable to gain access

```
// process [0]:
                                           _store flag[1]=0;
while true
                                         \_load _flag=flag[0];
2 _____ store flag [0]=1;
                                        if_{-}flag == 1
3 ____fence;
                                        5 ____goto 2;
4 __load _flag=flag[1];
                                        s___store flag[1]=1;
5 ____ if __flag == 1
                                        7 <u>fence</u>;
6 _____ goto 4;
                                        s load _flag=flag [0];
7 .....//CS
                                        \int \mathbf{i} \mathbf{f} = \mathbf{f} \cdot \mathbf{f} = \mathbf{f}
s store flag [0]=0;
                                        o _____ goto 2;
                                        1 __// CS
 // process [1]:
                                         \_store flag[1] = 0;
while true
```

Fig. 6. Burns mutual exclusion algorithm instantiated for two processes

to the critical section by setting the variable to its id each time the process with *turn* as id has released the critical section (by resetting *turn* to 0). Among those that succeeded in setting turn to their id, a simple Dekker is used to ensure that exactly one of them accesses the critical section. Our analysis infers one fence per process after the write at line 9, and proves mutual exclusion is respected by the resulting program on TSO.

```
// process[i : {1,2}]:
                                   8 load _turn=turn
while true
                                   9___store flag[i]=2;
2 _____ store flag[i] = 1;,
                                  10 <u>fence</u>;
3 load _turn = turn;
                                  \Box = load = flag = flag [3-i];
                                  _{12} ____ if ___flag = 2
4 while turn != i
5 load _flag=flag[_turn];
                                  13 _____goto 2;
6 \_ flag = 0
                                  _{14} \_ //CS;
                                  store flag[i]=0;
7 \_ store turn = i;
```

Fig. 7. Dijkstra mutual exclusion algorithm instantiated for two processes.

*CLH queue lock:* Our model of the CLH queue-based locking algorithm is presented in Figure 8. We consider in our model two processes competing for the lock and using a memory modeled as a shared array *mem* with three boolean cells. In addition, the processes share the variable *lock* used as an index of *mem*. Each process owns two local variables  $\_i$  and  $\_p$  that take their values in  $\{0, ..., |mem| - 1\}$ . Initially both local variables  $\_i$  and  $\_p$  of each process are equal but different from the local variables of the other process.

A process that wants to grab the lock starts by setting  $mem[\_i]$  to 1 (line 2). Then, the process puts itself in the queue and points to the boolean flag held by the previous process in the queue using an atomic operation involving flushing its write buffer and swapping the values of *lock* and \_*p*. We simulate this operation using lines 3-5. Observe that the resulting code may block as *lock* may change from line 3 to line 4; this however only adds blocking behaviors which preserves exactness of the reachability analysis.

Fig. 8. CLH Queue Locking algorithm. We analyzed an instance with two processes sharing a memory array of three cells and an index lock.

The process waits then for its turn at line 8, and releases the lock by resetting its flag to 0. Our analysis showed there was no need to introduce fences in order for the algorithm to ensure mutual exclusion under TSO.

Sense reversing tournament barrier: This algorithm ensures barrier synchronization for N processes in phases of  $log_2(N)$  rounds. The algorithm proceeds in two phases: arrival and wakeup, each represented by a loop involving  $log_2(N)$  rounds where processes, at each round, are statically divided into winners and losers. In the arrival phase, losers notify winners they are waiting for them, and winners qualify to the next round where half of them become losers. The unique winner at the last round is declared champion. In the wakeup phase, the champion wakes up its loser, and at each round, each winner wakes up the corresponding loser. For two processes, the algorithm boils down to the one presented in Figure 9.

```
// process [0]: champion
                                    // process[1]: loser
while true
                                   while true
2 ___// epoch i
                                   2 ___// epoch i
3 ____do
                                   3 \_ store flag[0] = sense;
4 load _flag = flag[0];
                                   4 ____do
5 while _flag != _sense;
                                   5 load _flag = flag[1];
_6 _____ store flag [1] = __sense;
                                   6 while _flag != _sense
7 \_ sense = ! _sense;
                                   7 \_ sense = ! \_sense;
8....// epoch i+1
                                   8 // epoch i+1
```

Fig. 9. Sense reversing tournament barrier instantiated for two processes.

We applied our analysis and showed correctness (here that no process crosses the barrier if the other is still in the previous epoch) without the need to insert fences on TSO.

*Centralized sense-reversing barrier* This barrier algorithm boils down to Figure 10 for two processes. In the general case, it synchronizes *N* processes using a global counter *cnt* and a shared boolean *sense*. The counter *cnt* is initially set to 2, the number of processes in the system. Each process that encounters the barrier atomically fetches and decreases the value of *cnt*. We simulate this operation with the possibly blocking lines

4-5 (see swap operation in the CLH algorithm above). Thereafter, the process waits for the value of *sense* to change. The last process that decreased *cnt* sets back the value of *cnt* to 2 and releases all other processes by changing the value of *sense*. We applied our analysis to the system and verified its correctness (that no process crosses the barrier when the other is still in the previous epoch) without the need to insert fences under TSO.



Fig. 10. A centralized sens reversing barrier instantiated for two processes.

A Task Scheduling Algorithm. Figure 11 is a task scheduling algorithm. The client repeatedly executes two tasks in order and the arbiter checks if there exists sufficient resources to execute the tasks. The arbiter grants permission by copying the allowed task number from variable *req* to variable *turn*. We add an assertion in line 11 and verify it to ensure that in the next iteration, the client will not execute the task before the arbiter checks the resources. Our analysis proves the assertion is respected under TSO without the need for fence insertion.

// arbiter:	store req=i *2;
while true	4load _turn=turn ;
$2 \_load \_req = req;$	$5$ <b>while</b> $_t$ urn $\neq$ i *2;
3// check resource	6 <b>do</b>
$4 \_store turn = _req;$	7store req=i *2+1;
	8load _turn=turn ;
// client[i : {0,1}]	$\mathbf{while}$ _turn $\neq$ i *2+1;
while true	o_load _turn=turn;
2 <b>do</b>	assert _turn≠i*2;

Fig. 11. A Task Scheduling algorithm. We analyzed an instance with two clients.

Overwriting Producer Consumer Figure 12 shows a producer-consumer algorithm. The processes share an N element array, *arena*. The producer process continually stores resources to the shared array (by setting the values of array elements to 1), which are then consumed by the consumer process (by setting the values back to 0) in a cyclic manner. The producer is allowed to overtake the consumer, thereby replacing some

existing resources with new ones. The consumer may not overtake the producer and consume non-existing resources. Therefore the consumer needs to keep track of the position of the producer through a shared variable *head*.

Our prototype analyzed the producer-consumer algorithm and found that it is erroneous even under sequential consistency and hence cannot be corrected only by insertion of fences. This was detected during the analysis of the first counter-example generated by the reachability analysis. The counter-example did not contain any instruction reorderings and thus respected sequential consistency.

<pre>// producer: 1 _hd = 0; 2 while true 3store arena[_hd]=1; 4 _hd = (_hd+1)%N; 5 store head = _hd;</pre>	<pre>// consumer: 1_tl = 0; 2 while true 3 load _hd = head; 4 if _hd != _tl 5 load _a = arena[_tl]; 6 assert(_a == 1); 7 store arena[_tl] = 0; 8 tl = (_tl+1)%N;</pre>
<pre>// producer: 1 _hd = 0; 2 while true 3store arena[_hd]=1; 4 _hd = (_hd+1)%N; 5 store head = _hd;</pre>	<pre>1 _ t1 = 0; 2 while true 3 load _hd = head; 4 if _hd != _t1 5 load _a = arena[_t 6 assert(_a == 1); 7 store arena[_t1] = 8 _ t1 = (_t1+1)%N;</pre>

Fig. 12. An Overwriting Producer-Consumer algorithm with one producer and one consumer. (Version 1)

Figure 13 shows a similar producer-consumer algorithm, where the producer creates two resources at a time, which are consumed one at a time by the consumer. In this case, the *assert* on line 6 cannot be violated, which is verified by our prototype. No fences are necessary for the correctness of this program under TSO.

**Fig. 13.** An Overwriting Producer-Consumer algorithm with one producer and one consumer. (Version 2)

Alternating algorithm The algorithm in Figure 14 can be used to transmit values from one process to the other using shared variables (here *msg* and *ack*) in case these can be overwritten by other processes using other values than those used by the algorithm.

Essentially, the algorithm simulates a version of the alternating bit protocol where overwritten shared variables play the role of unreliable channels. We want to check that a process can not start writing the next message or acknowledgment before the other process managed to read it; for example, the sender can not move from lines 2-5 to lines 6-9 without the receiver having moved from lines 2-5 to lines 6-9. For this, our analysis deduces that there is no need to introduce fences under TSO.

// sender:	// receiver:
while true	while true
2 <b>do</b>	2 <b>do</b>
3 = store msg=0;	$3 \_ store ack = 1;$
$4 \_ load _a = ack;$	4load _m=msg;
$5 \_while \_a != 0;$	$5 \_while \_m != 0;$
6 <b>do</b>	6 <b>do</b>
$7 \_ store msg=1;$	7 store ack = 0;
<sup>8</sup> loada=ack;	8load _m=msg;
9 <b>while</b> _a !=1	$9 \_ while _m!=1$

Fig. 14. Alternating bit protocol with two variables used for synchronization.

*Increasing Sequence* The algorithm in Figure 15 is a small but challenging example to many existing approaches. The server process may generate an arbitrary number of messages to the buffer. The client reads the value of *msg* twice and check if the value of the second read is not smaller than the first read. The *order* of messages sent to the buffer is important for proving the assertion at line 7; the value read in line 6 cannot be smaller than the one read in line 5. If an approach (e.g., [19]) abstracts away the order between buffer messages, then it cannot verify this example. Moreover, this example is not triangular data-race free. It allows the following *sequential consistent* execution; lines 5,6,1,2, and then line 3, which contains a triangular data-race. So it cannot be handled by approaches with data-race free assumptions. Our analysis concludes that the system is correct under TSO without any fence.

<pre>// Server Process 1 for (_i = 1 to 20) 2while (*) 3store msg= _i;</pre>	<pre>// Client Process 4 store msg = 0; 5 load _val1=msg; 6 load _val2=msg;</pre>
<u></u>	7 assert ( $_val1 \leq _val2$ );

Fig. 15. Increasing Sequence.

## **B** Implementation Details

The algorithms described in this paper were implemented as a prototype using OCaml. A number of optimizations were implemented to enhance the performance of the algorithm. Below, we describe the most important ones (in no particular order):

- *Placement constraint:* Algorithm 2 describes our algorithm for fence insertion, where the allowed positions for fences are restricted by a placement constraint. The constraint we used in our experiments is that fences may only be placed immediately after writes. This corresponds to a fence method of the x86 architecture where writes are replaced by LOCK'd writes [17, 30] which forces a write buffer flush after LOCK'd writes are executed.
- Augmented alphabet: We let SB-automata operate over an augmented alphabet. The augmented alphabet is the same as that of the SB-buffer, except that individual values in the memory snapshot may be left undefined, with the interpretation that any value is possible for that variable. This allows us to avoid having to enumerate all possible values for a variable and proceed instead in a lazy manner when performing the backward reachability analysis.
- Symmetry reduction: Many of the concurrent algorithms and protocols analyzed in our experiments consist of symmetrical processes. The reachability analysis was adapted to exploit this by only searching one of the multiple symmetrical paths through the transition system.
- Partial order reduction: To reduce the number of equivalent paths in the transition system that are searched, we consider the timing of updates from store buffers to main memory. In the TSO semantics, an update may occur at any time. However, it is enough for the reachability analysis to only schedule an update (i) immediately after the write that generated the buffer message, or (ii) immediately after some later read by the same process. The reason is that scheduling the update at other locations does not change the behavior of the process that issued the buffer message (as it does not read variables in those locations); nor does it change the behavior of the other processes (as the updates will anyway take place after the write or after some read of the issuing process).
- Combination with a rough forward analysis: To reduce the amount of searching performed in the backward reachability analysis when adding messages to the single buffer, our tool first performs a rough forward reachability analysis. The invariants inferred by the forward analysis will then be used in the backward analysis to rule out some of the superfluous transitions. In the forward reachability analysis we use an over-approximative abstraction of TSO where the write buffers are represented as unordered sets of messages rather than as FIFO channels.

# C Reachability Equivalence: SB–TSO

In this section, we show equivalence of the reachability problems under the TSO and SB semantics. Assume a concurrent program  $\mathcal{P} = (P, A)$ .

We show the following theorem (which immediately implies the result.)

**Theorem 1.** Reachable(SB)  $(\mathcal{P})$  (Target) iff Reachable(TSO)  $(\mathcal{P})$  (Target) for all local state definitions Target.

For a TSO-configuration  $c = (\underline{q}, \underline{b}, mem)$ , we use StatesOf(c), BuffersOf(c), and MemoryOf(c) to denote  $\underline{q}, \underline{b}$ , and mem respectively. For an SB-configuration  $c = (\underline{q}, b, \underline{z})$ , we use StatesOf(c), BufferOf(c), and PointersOf(c) to denote  $\underline{q}, b$ , and  $\underline{z}$  respectively.

From SB to TSO We show only-if direction of Theorem 1. Consider an SB-computation  $\pi_{SB} = c_0 \frac{t_1}{1} \sum_{SB} c_1 \frac{t_2}{2} \sum_{SB} \cdots \frac{t_{n-1}}{2} \sum_{SB} c_{n-1} \frac{t_n}{2} \sum_{SB} c_n$ . We will derive a TSO-computation  $\pi_{TSO}$  such that StatesOf  $(target(\pi_{TSO})) =$  StatesOf  $(c_n)$ .

First, we show that we can assume that  $\pi_{SB}$  is of a particular form defined as follows. An SB-configuration c is said to be *balanced* if PointersOf(c)(p) =PointersOf(c)(p') for all  $p, p' \in P$ . In other words, the pointers of the processes are all at the same position inside the buffer (i.e., the processes have all a consistent view of the memory). An SB-computation  $\pi$  is said to be *balanced* if its last configuration *target* ( $\pi$ ) is balanced. We can assume without loss of generality, that  $\pi_{SB}$  is balanced. The reason is that, in case  $\pi_{SB}$  is not balanced, we can continue from  $c_n$  and perform a sequence of update operations, until all the pointers point to the same position in the buffer. Notice that the configuration  $c'_n$  reached in this manner has the same local state definition as  $c_n$ .

Define  $r := |BufferOf(c_n)|$ . For a process  $p \in P$  and an SB-message a = (mem, p', x), we define SBtoTSO(p)(a) to be the pair (x, mem(x)) if p' = p and  $\varepsilon$  otherwise. For a word  $w = a_1a_2\cdots a_n$  over SB-messages, we define SBtoTSO(p)(w) := SBtoTSO $(p)(a_1)$ ·SBtoTSO $(p)(a_2)$ ·····SBtoTSO $(p)(a_n)$ , i.e., we concatenate the results of applying the operation individually on each  $a_i$ .

Let  $\prec$  be an arbitrary total order on the set *p* of processes. We use  $p_{min}$  and  $p_{max}$  to be the smallest resp. largest elements of  $\prec$ . For  $p \neq p_{max}$ , we define succ(p) to be the successor of *p* wrt.  $\prec$ , i.e.,  $p \prec succ(p)$  and there is no *p'* with  $p \prec p' \prec succ(p)$ . We define prev(p) for  $p \neq p_{min}$  analogously.

The computation  $\pi_{TSO}$  consists of r phases (henceforth referred to as the phase 1, 2, ..., r). At phase k, the computation  $\pi_{TSO}$  simulates the movements of the processes when their pointers are at position k in the buffer. The order in which the processes are simulated during phase k is defined by the ordering  $\prec$ . First, process  $p_{min}$  will perform a sequence of transitions. This sequence is identical to the sequence of transitions it performs in  $\pi_{SB}$  when its pointer is equal to k. Then, the next process performs its transitions. This continues until  $p_{max}$  has made all its transitions. When all processes have performed their transitions in phase k, phase k + 1 starts by  $p_{min}$  executing its transitions, and so on. Formally, we define a "scheduling function"  $\alpha$  that defines the order in which the processes run and the order in which they execute their transitions during the different phases. For  $k : 1 \le k \le r$ ,  $p \in P$ , and  $\ell \in \mathbb{N}$ , the value of  $\alpha(k, p, \ell)$  is a natural number j such that  $0 \le j \le n$ . We will use j to identify the point at which process p makes its  $\ell^{th}$  move during phase k. These moves will be defined in terms of configurations and transitions inside  $\pi_{SB}$  whose indices are derived in a certain manner from j defined below.

- $\alpha(k, p, 0) := \min \{j | \text{PointersOf}(c_j)(p) = k\}$ . Phase k starts for process p at the point where the value of its pointer becomes equal to k. Notice that  $\alpha(1, p, 0) = 0$  for all  $p \in P$  (all processes are initially in phase 1); and that for k > 1, the transition  $t_{\alpha(k,p,0)}$  is of the form  $(q, \text{update}_p, q')$ , i.e., a transition in which p performs an update (its  $(k-1)^{th}$  update operation.)
- $\alpha(k, p, \ell + 1)$  is defined to be the smallest *j* such that  $\alpha(k, p, \ell) < j$  and  $t_j \in \Delta_p$ and PointersOf  $(c_j)(p) = k$ . The  $(\ell + 1)^{st}$  move of process *p* is defined by the next transition that belongs to  $\Delta_p$ . Notice that  $t_{\alpha(k,p,\ell+1)}$  is not an update transition since we require that *p* remains in phase *k* after performing the transition. Also, observe that  $\alpha(k, p, \ell)$  is defined only for finitely many  $\ell$ . We define #(k, p) :=max { $\ell \mid \alpha(k, p, \ell)$  is defined}, i.e., the value of #(k, p) is the number of transitions process *p* executes during phase *k*.

In order to define  $\pi_{TSO}$ , we first define the set of configurations that appear in  $\pi_{TSO}$ . For each  $k : 1 \le k \le r$ ,  $p \in P$ , and  $\ell : 0 \le \ell \le \#(k, p)$  we have a TSO-configuration  $d_{k,p,\ell}$  that is defined in terms of the SB-configurations that appear in  $\pi_{SB}$ . We define  $d_{k,p,\ell}$  by defining its local state definition, buffer contents, and memory state. First, we define the local states of the processes.

- StatesOf  $(d_{k,p,\ell})(p) :=$  StatesOf  $(c_{\alpha(k,p,\ell)})(p)$ . When process p has performed its  $\ell^{th}$  transition during phase k, its state is identical to its state in the corresponding SB-configuration  $c_{\alpha(k,p,\ell)}$ .
- If  $p' \prec p$  then StatesOf  $(d_{k,p,\ell})(p') :=$  StatesOf  $(c_{\alpha(k,p',\#(k,p'))})(p')$ . If  $p' \prec p$  then the state of p' will not change while p is making its moves. This state is given by the state of p' after it made its last move during phase k.
- If  $p \prec p'$  then StatesOf  $(d_{k,p,\ell})(p') :=$  StatesOf  $(c_{\alpha(k,p',0)})(p')$ . If  $p \prec p'$  then the state of p' will not change while p is making its moves. This state is given by the state of p' when it entered phase k (before it has made any moves during phase k.)

The buffer contents of  $d_{k,p,\ell}$  are defined as follows.

- BuffersOf  $(d_{k,p,\ell})(p) :=$  SBtoTSO(p) (BufferOf  $(c_{\alpha(k,p,\ell)}) \odot k$ ). When process p has performed its  $\ell^{th}$  transition during phase k, the content of its buffer is defined by (i) considering the buffer of the corresponding SB-configuration  $c_{\alpha(k,p,\ell)}$ ; (ii) removing the prefix of that buffer up to the position of the pointer of p; (iii) considering only messages corresponding to p; and (iv) converting these messages to the corresponding TSO-messages.
- If  $p' \prec p$  then BuffersOf  $(d_{k,p,\ell})(p') :=$  BufferOf  $(c_{\alpha(k,p',\#(k,p'))})(p')$ . In a similar manner to the case of states, if  $p' \prec p$  then the buffer of p' will not change while p is making its moves.
- If  $p \prec p'$  then BuffersOf  $(d_{k,p,\ell})(p') :=$  BuffersOf  $(c_{\alpha(k,p',0)})(p')$ . Again, this case can be explained in a similar manner to the case of states.

Finally, the memory state is defined by

- MemoryOf  $(d_{k,p,\ell}) := mem$  where BufferOf  $(c_n)(k) = (mem, p', x)$  for some process  $p' \in P$  and variable  $x \in X$ . This definition is consistent with the fact that all

processes have identical views of the memory when they are in the same phase k. This view is defined by the memory component *mem* of the message at position k in the buffer.

Notice that the values of StatesOf  $(d_{k,p,\ell})(p')$  and BuffersOf  $(d_{k,p,\ell})(p')$  above are well-defined since the computation  $\pi_{SB}$  is balanced.

The following lemma implies the result. More precisely, it shows the existence of a TSO-computation that starts from an initial TSO-configuration and whose target has the same local state definitions as the target  $c_n$  of the SB-computation  $\pi_{SB}$ .

**Lemma 6.**  $d_{1,p_{min},0} \xrightarrow{\pi_{TSO}} TSO d_{r,p_{max},\#(r,p_{max})}$  for some TSO-computation  $\pi_{TSO}$ . Furthermore  $d_{1,p_{min},0}$  is an initial TSO-configuration, and StatesOf  $(d_{r,p_{max},\#(r,p_{max})}) =$  StatesOf  $(c_n)$ .

# D Proof of Lemma 6

Lemma 7–9 show that the existence of the computation  $\pi_{TSO}$ , while Lemma 11 and Lemma 10 show the conditions on the initial and target configurations. For a word  $w \neq \varepsilon$  and  $i: 0 \le i \le |w|$ , we define  $w \lhd i$  to be the sufffix of w of length i, i.e., it is the (unique) word  $w_2$  such that  $|w_2| = i$  and  $w = w_1 \cdot w_2$  for some word  $w_1$ . Notice that  $w \lhd i = w \odot (|w| - i)$ .

**Lemma 7.** If  $\ell < \#(k,p)$  then  $d_{k,p,\ell} \xrightarrow{t_{\alpha(k,p,\ell+1)}} TSO d_{k,p,\ell+1}$ .

*Proof.* We recall that  $t_{\alpha(k,p,\ell+1)}$  is not an update operation. Let  $t_{\alpha(k,p,\ell+1)}$  be of the form (q,op,q'). First, we show that  $\texttt{StatesOf}(d_{\alpha(k,p,\ell)})(p) = q$  and that  $\texttt{StatesOf}(d_{k,p,\ell+1}) = \texttt{StatesOf}(d_{\alpha(k,p,\ell)})[p \leftarrow q']$ .

By definition of  $\alpha$ , we know that  $t_j \notin \Delta_p$  for all  $j : \alpha(k, p, \ell) < j < \alpha(k, p, \ell + 1)$ . Therefore, StatesOf  $(c_j) =$  StatesOf  $(c_{\alpha(k, p, \ell)})$  for all  $j : \alpha(k, p, \ell) < j < \alpha(k, p, \ell + 1)$ . In particular, StatesOf  $(c_{\alpha(k, p, \ell+1)-1}) =$  StatesOf  $(c_{\alpha(k, p, \ell)})$ . From the definition of  $\pi_{SB}$  it follows that  $c_{\alpha(k, p, \ell+1)-1} \xrightarrow{t_{\alpha(k, p, \ell+1)}} SB c_{\alpha(k, p, \ell+1)}$ , and hence StatesOf  $(c_{\alpha(k, p, \ell)}) =$  StatesOf  $(c_{\alpha(k, p, \ell+1)-1})$  (p) = q. It also follows that StatesOf  $(c_{\alpha(k, p, \ell+1)})$  (p) = q'.

Next, we show that StatesOf  $(c_{\alpha(k,p,\ell+1)})(p') =$  StatesOf  $(c_{\alpha(k,p,\ell)})(p')$  if  $p' \neq p$ . By definition of d it follows that if  $p' \prec p$  then StatesOf  $(d_{k,p,\ell+1})(p') =$  StatesOf  $(c_{\alpha(k,p',\#(k,p'))})(p') =$  StatesOf  $(d_{k,p,\ell})(p')$ ; and if  $p \prec p'$  then StatesOf  $(d_{k,p,\ell+1})(p') =$  StatesOf  $(c_{\alpha(k,p',\#(k,p'))})(p') =$  StatesOf  $(c_{\alpha(k,p',0)})(p') =$  StatesOf  $(d_{k,p,\ell})(p')$ .

Now, we proceed to prove the lemma. We consider the cases where *op* is a write or a read operation. The other cases can be treated in a similar way.

- If op = w(x, v). By definition of  $\alpha$ , we know that  $t_j \notin \Delta_p$  for all  $j : \alpha(k, p, \ell) < j < \alpha(k, p, \ell + 1)$ . Therefore, SBtoTSO(p) (BufferOf $(c_{\alpha(k, p, j)}) \odot k$ ) = SBtoTSO(p) (BufferOf $(c_{\alpha(k, p, \ell)}) \odot k$ ) for all  $j : \alpha(k, p, \ell) < j < \alpha(k, p, \ell + 1)$ . In particular, SBtoTSO(p) (BufferOf $(c_{\alpha(k, p, \ell+1)-1}) \odot k$ ) = SBtoTSO(p) (BufferOf $(c_{\alpha(k, p, \ell)}) \odot k$ ). From the definition of  $\pi_{SB}$ 

it follows that  $c_{\alpha(k,p,\ell+1)-1} \xrightarrow{t_{\alpha}(k,p,\ell+1)} SB c_{\alpha(k,p,\ell+1)}$ , and hence BuffersOf  $(d_{k,p,\ell+1})(p) = SBtoTSO(p)$  (BufferOf  $(c_{\alpha(k,p,\ell+1)}) \odot k) = (x,v)$  · SBtoTSO(p) (BufferOf  $(c_{\alpha(k,p,\ell+1)-1}) \odot k) = (x,v)$  · SBtoTSO(p) (BufferOf  $(c_{\alpha(k,p,\ell)}) \odot k) = (x,v)$  · BufferSOf  $(d_{k,p,\ell})(p)$ .

Also in similar manner to the case of states we can show that  $\operatorname{BuffersOf}(d_{k,p,\ell+1})(p') = \operatorname{BuffersOf}(d_{k,p,\ell})(p')$  in case  $p' \neq p$ . In other words,  $\operatorname{BufferOf}(d_{k,p,\ell+1}) = \operatorname{BufferOf}(d_{k,p,\ell})[p \leftrightarrow (x,v) \cdot \operatorname{BufferOf}(d_{k,p,\ell})]$ . Suppose that  $\operatorname{BufferOf}(c_n)(k) = (mem, p, x)$ . Then,  $\operatorname{MemoryOf}(d_{k,p,\ell+1}) = \operatorname{MemoryOf}(d_{k,p,\ell}) = mem$ .

- If op = r(x, v). In a similar manner to the above reasoning about write operations, we can show that SBtoTSO(p) (BufferOf $(c_{\alpha(k,p,\ell+1)-1}) \odot k) =$  SBtoTSO(p) (BufferOf $(c_{\alpha(k,p,\ell)}) \odot k$ ). From the definition of  $\pi_{SB}$  it follows that  $c_{\alpha(k,p,\ell+1)-1} \xrightarrow{t_{\alpha}(k,p,\ell+1)} SB c_{\alpha(k,p,\ell+1)}$ . There are two cases
  - LastWrite  $(c_{\alpha(k,p,\ell+1)-1},p,x) > k$ . By the definition of IndexOf it follows that there is an  $i: k < i \leq |\text{BufferOf}(c_{\alpha(k,p,\ell+1)-1})|$  such that  $|\text{BufferOf}(c_{\alpha(k,p,\ell+1)-1})|$  and *mem'* such that  $\text{BufferOf}(c_{\alpha(k,p,\ell+1)-1})(j) =$ (mem', p, x). Since k < i it follows that  $(\texttt{BufferOf}(c_{\alpha(k,p,\ell+1)-1}) \odot k)(i) =$ (mem, p, x), and and there no  $j : i < j \leq |\text{BufferOf}(c_{\alpha(k, p, \ell+1)-1})|$ and *mem'* such that  $(\text{BufferOf}(c_{\alpha(k,p,\ell+1)-1}) \odot k)(j) = (mem',p,x).$ By the definition of SBtoTSO it follows that there is an i:  $1 \leq i \leq |\text{SBtoTSO}(p)(\text{BufferOf}(c_{\alpha(k,p,\ell+1)-1}) \odot k)|$ such that  $\operatorname{SBtoTSO}(p) \left( \operatorname{BufferOf} \left( c_{\alpha(k,p,\ell+1)-1} \right) \odot k \right) (i) = (x,v), \text{ and } (x,v') \notin \mathbb{C}$  $\mathsf{SBtoTSO}(p) \left( \mathsf{BufferOf} \left( c_{\alpha(k,p,\ell+1)-1} \right) \odot k \right) \lhd (i-1) \text{ for all } v' \in V. \text{ Hence,}$ there is an  $i: 1 \leq i \leq |\text{SBtoTSO}(p)(\text{BufferOf}(c_{\alpha(k,p,\ell+1)-1}) \odot k)|$ SBtoTSO(p) (BufferOf  $(c_{\alpha(k,p,\ell)}) \odot k$ ) (i) = (x,v), that such and  $(x,v') \notin \text{SBtoTSO}(p) \left( \text{BufferOf} \left( c_{\alpha(k,p,\ell)} \right) \odot k \right) \lhd (i-1) \text{ for all } v' \in V.$  By definition of d it follows there is an  $i: 1 \le i \le |\text{BuffersOf}(d_{k,p,\ell})(p)|$  such that BuffersOf  $(d_{k,p,\ell})(p)(i) = (x,v)$  and  $(x,v') \notin BuffersOf(d_{k,p,\ell})(p) \triangleleft$ (i-1) for all  $v' \in V$ .
  - LastWrite  $(c_{\alpha(k,p,\ell+1)-1},p,x) = k$ . By the definition of IndexOf it follows that there is no  $i: k < i \leq |\text{BufferOf}(c_{\alpha(k,p,\ell+1)-1})|$  and mem such that BufferOf $(c_{\alpha(k,p,\ell+1)-1})(i) = (mem,p,x)$ . Since k < i it follows that there is no mem such that  $(mem,p,x) \in (\text{BufferOf}(c_{\alpha(k,p,\ell+1)-1}) \odot k)$ . By the definition of SBtoTSO it follows that there is no  $v' \in V$  such that  $(x,v') \in$ SBtoTSO(p) (BufferOf $(c_{\alpha(k,p,\ell+1)-1}) \odot k)$ . Hence, there is no  $v' \in V$  such that  $(x,v') \in \text{SBtoTSO}(p)$  (BufferOf $(c_{\alpha(k,p,\ell+1)-1}) \odot k)$ . By definition of d it follows there is no  $v' \in V$  such that  $(x,v') \in \text{BufferSOf}(d_{k,p,\ell})(p)$ . Also, by the definition of IndexOf it follows that BufferOf $(c_{\alpha(k,p,\ell+1)-1})(k) =$ (mem,p',x') for some for some process  $p' \in P$  and variable  $x' \in X$  and mem with mem(x) = v. This implies that BufferOf $(c_n)(k) = (mem,p,x)$ . By definition of d it follows that MemoryOf $(d_{k,p,\ell}) = mem$ .

It remains to show that  $\texttt{BufferOf}(d_{k,p,\ell+1}) = \texttt{BufferOf}(d_{k,p,\ell})$  and  $\texttt{MemoryOf}(d_{k,p,\ell+1}) = \texttt{MemoryOf}(d_{k,p,\ell}).$ 

We kow that SBtoTSO(p) (BufferOf  $(c_{\alpha(k,p,\ell+1)-1}) \odot k$ ) = SBtoTSO(p) (BufferOf  $(c_{\alpha(k,p,\ell)}) \odot k$ ). From the definition of  $\pi$ , we know that BufferOf  $(c_{\alpha(k,p,\ell+1)-1})$  = BufferOf  $(c_{\alpha(k,p,\ell+1)})$ . By definition of d, we know that BufferOf  $(d_{k,p,\ell+1})$  = SBtoTSO(p) (BufferOf  $(c_{\alpha(k,p,\ell+1)}) \odot k$ ) and that BufferOf  $(d_{k,p,\ell})$  = SBtoTSO(p) (BufferOf  $(c_{\alpha(k,p,\ell+1)}) \odot k$ ). Therefore BufferOf  $(d_{k,p,\ell+1})$  = SBtoTSO(p) (BufferOf  $(c_{\alpha(k,p,\ell+1)}) \odot k$ ) = SBtoTSO(p) (BufferOf  $(c_{\alpha(k,p,\ell+1)}) \odot k$ ) = SBtoTSO(p) (BufferOf  $(c_{\alpha(k,p,\ell+1)}) \odot k$ ) = SBtoTSO(p) (BufferOf  $(c_{\alpha(k,p,\ell)}) \odot k$ ) = SBtoTSO(p) (BufferOf  $(c_{\alpha(k,p,\ell$ 

BufferOf  $(c_n)(k) = (mem, p, x)$  for some process  $p \in P$  and variable  $x \in X$ . By the definition of  $\alpha$  it also follows that MemoryOf  $(d_{k,p,\ell}) = mem$ , and hence MemoryOf  $(d_{k,p,\ell+1}) = MemoryOf (d_{k,p,\ell})$ .

**Lemma 8.** If  $p \prec p_{max}$  then  $d_{k,p,\#(k,p)} = d_{k,succ(p),0}$ .

*Proof.* First, we show that StatesOf  $(d_{k,p,\#(k,p)})(p') =$ StatesOf  $(d_{k,succ(p),0})(p')$  for all  $p' \in P$ . There are four cases:

- If p' = p. Since  $p \prec succ(p)$  it follows that  $\text{StatesOf}(d_{k,succ(p),\ell})(p) =$ StatesOf $(d_{k,p,\#(k,p)})(p)$  for all  $\ell : 0 \leq \#(k,succ(p))$ ; and in particular StatesOf $(d_{k,succ(p),0})(p) =$  StatesOf $(d_{k,p,\#(k,p)})(p)$ .
- If p' = succ(p). We have that  $StatesOf(d_{k,p,\ell})(succ(p)) = StatesOf(d_{k,succ(p),0})(succ(p))$  for all  $\ell : 0 \le \#(k,p)$ ; and in particular  $StatesOf(d_{k,p,\#(k,p)})(succ(p)) = StatesOf(d_{k,succ(p),0})(succ(p))$ .
- If  $p' \prec p \prec succ(p)$ , then  $\operatorname{StatesOf}(d_{k,succ(p),\ell})(p') =$ StatesOf $(d_{k,p',\#(k,p')})(p')$  for all  $\ell : 0 \leq \#(k,succ(p))$  and in particular  $\operatorname{StatesOf}(d_{k,succ(p),0})(p') =$  StatesOf $(d_{k,p',\#(k,p')})(p')$ . Also, StatesOf $(d_{k,p,\ell})(p') =$  StatesOf $(d_{k,p',\#(k,p')})(p')$  for all  $\ell : 0 \leq \#(k,p)$  and in particular  $\operatorname{StatesOf}(d_{k,p,\#(k,p)})(p') =$  StatesOf $(d_{k,p',\#(k,p')})(p')$ . Hence, StatesOf $(d_{k,succ(p),0})(p') =$  StatesOf $(d_{k,p,\#(k,p)})(p')$ .
- If  $p \prec succ(\prec) p'$ , then StatesOf  $(d_{k,succ(p),\ell})(p') =$  StatesOf  $(d_{k,p',0})(p')$ for all  $\ell : 0 \leq \#(k,p)$  and in particular StatesOf  $(d_{k,succ(p),0})(p') =$ StatesOf  $(d_{k,p',0})(p')$ . Also, StatesOf  $(d_{k,p,\ell})(p') =$  StatesOf  $(d_{k,p',0})(p')$ for all  $\ell : 0 \leq \#(k,p)$  and in particular StatesOf  $(d_{k,p,\#(k,p)})(p') =$ StatesOf  $(d_{k,p',0})(p')$ . Hence, StatesOf  $(d_{k,succ(p),0})(p') =$ StatesOf  $(d_{k,p,\#(k,p)})(p')$ .

In a similar manner to the case of states, we can show that BuffersOf  $(d_{k,p,\#(k,p)})(p') = BuffersOf(d_{k,succ(p),0})(p')$  for all  $p' \in P$ .

Finally, MemoryOf  $(d_{k,p,\#(k,p)}) = mem$  where BufferOf  $(c_n)(k) = (mem, p, x)$  or some process  $p \in P$  and variable  $x \in X$ . Also, MemoryOf  $(d_{k,succ(p),0}) = mem$ , and hence MemoryOf  $(d_{k,p,\#(k,p)}) =$  MemoryOf  $(d_{k,succ(p),0})$ .

**Lemma 9.** if k < r then  $d_{k,p_{max},\#(k,p_{max})} \xrightarrow{\text{update}_{p^{u}}} TSO d_{k+1,p_{min},0}$  for some  $p^{u} \in P$ .

*Proof.* We take  $p^{\mu}$  to be the process such that  $BufferOf(c_n)(k+1)$  is of the form  $(mem, p^{\mu}, x)$  for some mem and x. From the definition of SBtoTSO we know that  $SBtoTSO(p^{\mu})(BufferOf(d_{k,p_{max},\#(k,p_{max})}))(k+1) = (x,mem(x))$ . From the definition of  $\alpha$  we know that  $operation(t_{\alpha(k+1,p,0)}) = update_p$  for each  $p \in P$ .

First, we show that  $\text{StatesOf}\left(d_{k,p_{max},\#(k,p_{max})}\right) = \text{StatesOf}\left(d_{k+1,p_{min},0}\right)$ . Take any  $p \in P$ . From the definition of d we know that, for each  $p \in P$ , we have that StatesOf  $(d_{k,p_{max},\#(k,p_{max})})(p) =$ StatesOf  $(d_{k,p,\#(k,p)})(p) =$ StatesOf  $(c_{\alpha(k,p,\#(k,p))})(p)$  $\mathtt{StatesOf}\left(d_{k+1,p_{min},0}
ight)\left(p
ight)$ and that = StatesOf  $(d_{k+1,p,0})(p) =$  StatesOf  $(c_{\alpha(k+1,p,0)})(p)$ . Since operation  $(t_{\alpha(k+1,p,0)}) =$ update<sub>p</sub> we have StatesOf  $(c_{\alpha(k+1,p,0)-1}) =$ StatesOf  $(c_{\alpha(k+1,p,0)})$ . Also from the definition of  $\alpha$  it follows that  $t_j \notin \Delta_p$  for all  $j : \alpha(k, p, \#(k, p)) < j < \alpha(k+1, p, 0)$ .  $\alpha(k+1,p,0). \text{ In particular, StatesOf}\left(c_{\alpha(k+1,p,0)-1}\right) \\ = \\ \texttt{StatesOf}\left(c_{\alpha(k,p,\#(k,p))}\right).$  $\texttt{StatesOf}\left(c_{\alpha(k+1,p,0)}\right) = \texttt{StatesOf}\left(c_{\alpha(k,p,\#(k,p))}\right),$ Therefore, and hence  $\texttt{StatesOf}\left(d_{k+1,p_{\min},0}\right)(p) = \texttt{StatesOf}\left(d_{k,p_{\max},\#(k,p_{\max})}\right)(p).$ 

Next, we BuffersOf  $(d_{k,p_{max},\#(k,p_{max})})$ that show =  $\texttt{BuffersOf}\left(d_{k+1,p_{\min},0}\right)\left[p^u \longleftrightarrow (x,mem(x)) \cdot \texttt{BuffersOf}\left(d_{k+1,p_{\min},0}\right)\right].$ Take any  $p \in P$ . From the definition of d we know that, for  $p \in P$ , we BuffersOf  $(d_{k,p_{max},\#(k,p_{max})})(p)$ each have that = BuffersOf  $(d_{k,p,\#(k,p)})(p)$  $\mathsf{SBtoTSO}(p) \left( \mathsf{BufferOf} \left( c_{\alpha(k,p,\#(k,p))} \right) \odot k \right)$ =  $\texttt{BuffersOf}\left(d_{k+1,p_{\min},0}\right)(p) = \texttt{BuffersOf}\left(d_{k+1,p,0}\right)(p)$ and that =  $\operatorname{SBtoTSO}(p) \left( \operatorname{BufferOf}(c_{\alpha(k+1,p_{\min},0)}) \odot k+1 \right).$  From  $\operatorname{BufferOf}(c_n) (k+1) =$ it follows that SBtoTSO(p) (BufferOf $(c_{\alpha(k,p,\#(k,p))}) \odot k$ )  $(mem, p^u, x)$ = (x, mem(x)) $\mathsf{SBtoTSO}(p) \left( \mathsf{BufferOf} \left( c_{\alpha(k+1,p_{\min},0)} \right) \odot k+1 \right)$ if  $SBtoTSO(p) (BufferOf (c_{\alpha(k,p,\#(k,p))}) \odot k)$  $p = p^u$ , that = and SBtoTSO(p) (BufferOf $(c_{\alpha(k+1,p_{min},0)}) \odot k+1)$  if  $p \neq p^{u}$ . The result follows immediately.

Finally, we show that MemoryOf  $(d_{k+1,p_{max},0}) = MemoryOf (d_{k,p_{max},\#(k,p_{max})}) [x \leftrightarrow MemoryOf (d_{k,p_{max},\#(k,p_{max})})]$ . By definition of d we know that MemoryOf  $(d_{k+1,p_{min},0}) = mem$  MemoryOf  $(d_{k,p_{max},\#(k,p_{max})}) = mem'$  where BufferOf  $(c_n)(k) = (mem', p', x')$  for some  $p' \in P$  and  $x \in X$ . From the definition of the SB-semantics it follows that  $mem = mem' [x \leftarrow mem'(x)]$ .

The following lemma shows that  $\pi_{TSO}$  starts from an initial TSO-configuration.

**Lemma 10.**  $d_{1,p_{min},0}$  is an initial TSO-configuration.

**Proof.** By the definitions of d and  $\alpha$  we know that  $\text{StatesOf}(d_{1,p,\min,0})(p) = \text{StatesOf}(d_{1,p,0})(p) = \text{StatesOf}(c_{\alpha(1,p,0)})(p) = \text{StatesOf}(c_0)(p) = \frac{q_{init}}{q_{init}}$ . Also,  $\text{BufferOf}(d_{1,p,\min,0})(p) = \text{BufferOf}(d_{1,p,0})(p) = \text{SbtoTSO}(p)(\text{BufferOf}(c_1) \odot 1) = \epsilon$ . The result follows immediately for the definition of initial TSO-configurations. The following lemma shows that the target of  $\pi_{TSO}$  has the same local process states as the target  $c_n$  of the SB-computation  $\pi_{SB}$ .

Lemma 11. StatesOf  $(d_{r,p_{max},\#(r,p_{max})}) =$ StatesOf  $(c_n)$ .

*Proof.* Take any  $p \in P$ . By the definitions of d and  $\alpha$  it follows that  $\operatorname{StatesOf}\left(d_{r,p_{max},\#(r,p_{max})}\right)(p) = \operatorname{StatesOf}\left(d_{r,p,\#(r,p)}\right)(p) = \operatorname{StatesOf}\left(c_{\alpha(r,p,\#(r,p))}\right)(p)$ . By definition of  $\alpha$ , we know that  $t_j \notin \Delta_p$  for all  $j: \alpha(r, p, \#(r, p)) < j < n$ . Therefore,  $\operatorname{StatesOf}\left(c_{\alpha(r,p,\#(r,p))}\right)(p)$  =  $\operatorname{StatesOf}\left(c_n\right)(p)$  for all  $j: \alpha(r, p, \#(r, p)) \leq j < n$ . In particular,  $\operatorname{StatesOf}\left(c_{\alpha(r,p,\#(r,p))}\right)(p) = \operatorname{StatesOf}\left(c_n\right)(p)$ . Hence  $\operatorname{StatesOf}\left(d_{r,p_{max},\#(r,p_{max})}\right)(p) = \operatorname{StatesOf}\left(c_n\right)(p)$ .

**From TSO to SB** In the following, we show the *if* direction of Theorem 1. Consider a TSO-computation  $\pi_{TSO} = c_0 \xrightarrow{t_1}_{TSO} c_1 \cdots \xrightarrow{t_{n-2}}_{TSO} c_{n-1} \xrightarrow{t_n}_{TSO} c_n$  with  $c_0 = \text{Init}_{TSO}$ . To simplify the presentation, we assume without loss of generality that the last operation performed by each process is an atomic read-write. This implies that the process buffers in the TSO-configuration  $c_n$  are empty (i.e., BuffersOf  $(c_n)(p)$  for all process  $p \in P$ ). Moreover, we assume that the given concurrent system  $\mathcal{M}$  does not contain fence operations since they can be simulated with atomic read-write operations. In the following, we will derive a SB-computation  $\pi_{SB}$  such that StatesOf  $(target(\pi_{SB})) =$  StatesOf  $(c_n)$ .

The idea is to construct the run  $\pi_{SB}$  such that the buffer content (say  $b = b(1)b(2)\cdots b(m+1)$ ) in the configuration  $target(\pi_{SB})$  is exactly the sequence of successive shared memory contents induced by the computation  $\pi_{TSO}$ . Then, the computation of  $\pi_{SB}$  consists of m = (|b| - 1) phases (henceforth referred as the phases  $1, 2, \ldots, m$ ). Let  $d_0, d_1, \ldots, d_m$  be a sequence of SB-configurations such that the phase  $j : 1 \le j \le m$  starts at configuration  $d_{j-1}$  and ends at the configuration  $d_j$ . The effect of a phase j is to append the message b(j+1) to the tail of the buffer of  $d_j$ . This is done by simulating a run of the process producing the new message b(j+1).

For every  $p \in P$ , let  $\Delta_p^w \subseteq \Delta_p$  (resp.  $\Delta_p^u \subseteq \Delta_p \cup \{\text{update}_p\}$ ) be the set of write (resp. update) and atomic read-write operations that can be performed by the process p.

Let  $I = i_1, ..., i_m$  be the maximal sequence of indices such that  $1 \le i_1 < i_2 < \cdots < i_m \le n$  and for every  $j : 1 \le j \le m$ , we have  $t_{i_j}$  is an update operation or an atomic read-write operation (i.e.,  $t_{i_j} \in \bigcup_{p \in P} \Delta_p^u$ ).

For every  $j: 1 \le j \le m$ , let ProcessOf (j) be the process  $p \in P$  such that  $t_{i_j} \in \Delta_p^u$  is an update operation or an atomic read-write operation of p. We define Match(j) (inductively on j) to be the index  $i = \min \{k | (t_k \in \Delta_p^w) \land (\nexists \ell < j, \text{Match}(\ell) = k)\}$  of the first write (resp. atomic read-write) operation of p which is not yet matched with any update operations (resp. atomic read-write). This means that the update (resp. atomic read-write) operation of the write (resp. atomic read-write) operation  $t_{i_j}$  corresponds to the execution of the write (resp. atomic read-write) operation  $t_{i_j}$  is an atomic read-write operation then Match $(j) = i_j$ .

Let  $b = b(1)b(2)\cdots b(m+1)$  be the SB-buffer content induced by the sequence  $t_{i_1}, \ldots, t_{i_m}$  of memory updates and atomic read-write operations from the initial buffer content. I.e., the SB-buffer *b* satisfies the following two conditions:

- $b(1) = (mem_{init}, q_{init}, x_{init}) = (mem_1, p_1, x_1)$ . Initially, the buffer contains a single message where  $mem_{init}$  is the initial value of the memory.
- For every j: 1 ≤ j ≤ m, b(j + 1) = (mem<sub>j+1</sub>, p<sub>j+1</sub>, x<sub>j+1</sub>) such that mem<sub>j+1</sub> = mem<sub>j</sub> [x<sub>j+1</sub> ↔ v<sub>j+1</sub>], p<sub>j+1</sub> = ProcessOf (j), i = Match(j), and t<sub>i</sub> is on the following form: t<sub>i</sub> = (q<sub>j</sub>, w(x<sub>j+1</sub>, v<sub>j+1</sub>), q'<sub>j</sub>) or t<sub>i</sub> = (q<sub>j</sub>, arw(x<sub>j+1</sub>, v<sub>j</sub>, v<sub>j+1</sub>), q'<sub>j</sub>). The new element b(j+1) is appended to the tail of the buffer. The value of the variables in the new element are identical to those in the previous last element b(j) expect that the value of the variable x<sub>j+1</sub> has been updated to v<sub>j+1</sub>.

Let  $d_0 = \text{Init}_{SB}$  be the initial SB-configuration. We define (inductively) the sequence  $d_1, \ldots, d_m$  of SB-configurations as follows: For every  $j: 1 \le j \le m$ :

First, we define the local states of the processes:

- StatesOf  $(d_j)(p')$  = StatesOf  $(d_{j-1})(p')$  for all  $p' \in P$  such that  $p' \neq$ ProcessOf (j). The state of the process p' in the SB-configuration  $d_j$  is identical to its state in the SB-configuration  $d_{j-1}$ . In fact, the configuration  $d_{j-1}$  is reachable from the configuration  $d_j$  by a run where ProcessOf (j) is the only active process.
- StatesOf  $(d_j)(p)$  = StatesOf  $(c_i)(p)$  with i = Match(j) and p = ProcessOf(j). The state of the process p in the SB-configuration  $d_j$  corresponds to the state of the process p in the TSO-configuration  $c_i$  (reachable after performing the write operation  $t_i$  associated with the update operation  $t_{i_j}$ ).

The buffer content of  $d_i$  is defined as follows:

- BufferOf  $(d_j) = b(1)b(2)\cdots b(j+1)$ . The buffer content of BufferOf  $(d_j)$  corresponds to the sequence of messages induced by the sequence  $t_{i_1}, \ldots, t_{i_j}$  of memory updates and atomic read-write operations from the initial buffer content.

Finally, the pointer of each process is defined by:

- PointersOf  $(d_j)(p')$  = PointersOf  $(d_{j-1})(p')$  for all  $p' \in P$  such that  $p' \neq$ ProcessOf (j). The pointer of the process p' in the SB-configuration  $d_j$  is identical to its pointer in the SB-configuration  $d_{j-1}$ .
- PointersOf  $(d_j)(p) = \max(\{k | i_k \leq \operatorname{Match}(j)\} \cup \{0\}) + 1$  with  $p = \operatorname{ProcessOf}(j)$ . The process p points to the element corresponding to the current content of the shared memory in the TSO-configuration  $c_i$  (i.e., BufferOf  $(d_j)(k) = (\operatorname{MemoryOf}(c_i), p', x')$  for some  $p' \in P$  and  $x' \in X$ ). Furthermore, if  $r = \operatorname{PointersOf}(d_j)(p)$  then  $t_{i_r}$  corresponds to the last update or atomic read-write operation performed by the concurrent system  $\mathcal{M}$  under TSO before reaching  $c_i$ . Observe that if  $t_i$  is an atomic read-write operation then  $\operatorname{Match}(j) = i_i$  and PointersOf  $(d_j)(p) = j + 1$ .

The relation between the SB-configuration  $d_j$  and the TSO-configuration  $c_i$  is given by the following lemma which ensures that  $d_j$  and  $c_i$  have the same state and the sequence of pending elements associated with the process ProcessOf(j). **Lemma 12.** For every  $j: 1 \le j \le m$ , let p = ProcessOf(j), i = Match(j) and  $k = \text{PointersOf}(d_j)(p)$ . Then, we have:

- *l*. StatesOf  $(d_i)(p) =$  StatesOf  $(c_i)(p)$ ,
- 2. SBtoTSO(p)(BufferOf $(d_j) \odot k$ ) = BuffersOf $(c_i)(p)$ , and
- 3. BufferOf  $(d_j)(k) = (\text{MemoryOf}(c_i), p', x')$  for some  $p' \in P$  and  $x' \in X$ .

*Proof.* By construction, we have that the properties 1 and 3 hold. Moreover, if  $t_i$  is an atomic read-write then SBtoTSO(p) (BufferOf $(d_j) \odot k$ ) = BuffersOf $(c_i)(p) = \varepsilon$  since PointersOf $(d_i)(p) = j + 1$  and BufferOf $(d_j) = b(1)b(2)\cdots b(j+1)$ .

Now, we will show that for any pending element (x, v) of BuffersOf $(c_i)$ , there is a unique index  $k \leq j' \leq j$  such that SBtoTSO(p)(b(j'+1)) = (x, v) (i.e., BuffersOf  $(c_i)(p)$  is a subword of SBtoTSO(p) (BufferOf $(d_i) \odot k$ )). If there is a pending element (x, v) in the buffer StatesOf  $(c_i)(p)$  associated with the process p then this element is issued by a write operation  $t_{i'}$  of the process p. Notice that the write operation  $t_{i'}$  should be performed before  $t_i$  since i is the index of the last write operation performed by the process p before reaching the configuration  $c_i$ . This implies that  $i' \leq i$ . Let  $i_{i'}$  be the (unique) index of the matching update operation associated with the write operation  $t_{i'}$  (i.e., i' = Match(j')). Such index j' exists since in the target TSOconfiguration  $c_n$  all the buffers are empty. This implies that  $j' \leq j$  since  $i' \leq i$  and the SBbuffer BufferOf  $(d_i)$  is FIFO. In addition, we have  $k = \text{PointersOf}(d_i)(p) \le j'$  since the index k corresponds to the last update operation  $t_{i_k}$  of p performed before reaching the configuration  $c_i$  and the update operation  $t_{i,j}$  has not been yet performed (i.e., its associated matching write operation  $t_{i'}$  is still pending in the buffer BuffersOf  $(c_i)(p)$ associated with the process p). Hence, the element b(j'+1) associated with the update operation  $t_{i,j}$  (and so with the write operation  $t_{i'}$ ) is in BufferOf  $(d_j) \odot k$  and we have SBtoTSO(p)(b(j'+1)) = (x, v) (see the definition of the SB-buffer *b*).

Similarly, we can show that for any index  $j' : k \leq j' \leq j$  such that SBtoTSO $(p)(b(j'+1)) \neq \varepsilon$  there is a unique index  $r : 1 \leq r \leq |\text{BuffersOf}(c_i)|$  such that SBtoTSO $(p)(b(j')) = \text{BuffersOf}(c_i)(r)$ . This means that SBtoTSO $(p)(\text{BufferOf}(d_j) \odot k)$  is a subword of BuffersOf $(c_i)(p)$ . Hence, we have SBtoTSO $(p)(\text{BufferOf}(d_j) \odot k) = \text{BuffersOf}(c_i)(p)$ .

Lemmata 13 and 14 imply the *if* direction of Theorem 1. More precisely, they show the existence of a SB-computation that starts from an initial SB-configuration  $d_0$  and whose target  $d_m$  has the same local state definition as the target  $c_n$  of  $\pi_{TSO}$ .

**Lemma 13.** StatesOf  $(d_m) =$ StatesOf  $(c_n)$ .

*Proof.* For every process  $p \in P$ , let  $i: 1 \leq i \leq n$  be the index of the last operation  $t_i$  performed by the process p. Recall that we assume that the last operation performed by any process along the computation  $\pi_{TSO}$  is an atomic read-write operation. Let  $j: 1 \leq j \leq m$  be the index such that i = Match(j). (In fact, we have  $i = i_j$  since  $t_{i_j}$  is an atomic read-write operation.) Since  $t_i$  is the last operation performed by p, we have StatesOf  $(c_i)(p) = \text{StatesOf}(c_n)(p)$ . On the other hand, we have StatesOf  $(d_j)(p) = \text{StatesOf}(d_m)(p)$  since  $t_{i_{j+1}}, \ldots, t_{i_m}$  are not operations of the process p (see the definition of the sequence of SB-configurations  $d_0, d_1, \ldots, d_m$ ). Now, we

can use Lemma 12 to show that  $\texttt{StatesOf}(d_i)(p) = \texttt{StatesOf}(c_i)(p)$ . This implies that  $\texttt{StatesOf}(d_m) = \texttt{StatesOf}(c_n)$ . 

**Lemma 14.** For every  $j: 1 \le j \le m$ ,  $d_{i-1} \xrightarrow{\pi_j} SB d_i$ .

*Proof.* Let p = ProcessOf(j) and i = Match(j). Let i' be the *minimal* index such that for every  $\ell: i' \leq \ell < i, t_{\ell} \notin \Delta_p^{w}$  is not a write or an atomic read-write operation of the process p. In the case that such index does not exist, we simply take i' = i. Then, we define inductively the sequence of SB-configurations  $d_i^{i'-1}, \ldots, d_i^{i-1}$  such that for every  $\ell: i'-1 \le \ell \le i-1$ , the SB-configuration  $d_i^{\ell}$  is defined as follows:

First, we define the local states of the processes:

- StatesOf  $\left(d_{j}^{\ell}\right)(p')$  = StatesOf  $\left(d_{j-1}\right)(p')$  for all  $p' \in P$  such that  $p' \neq p$ . The state of the process p' in the SB-configuration  $d_i^{\ell}$  is the same as the state of the process p' in the SB-configuration  $d_{j-1}$ .
- StatesOf  $\left(d_{j}^{\ell}\right)(p)$  = StatesOf  $(c_{\ell})(p)$ . The state of the process p in the SBconfiguration  $d_i^{\ell}$  corresponds to its state in the TSO-configuration  $c_{\ell}$ .

The buffer content of  $d_i^{\ell}$  is defined as follows:

- BufferOf  $\left(d_{j}^{\ell}\right) = b(1)b(2)\cdots b(j)$ . The buffer content of BufferOf  $\left(d_{j}^{\ell}\right)$  corresponds to the sequence of messages induced by the sequence  $t_{i_{1}}, \ldots, t_{i_{j-1}}$  of memory updates and atomic read-write operations from the initial buffer content.

Finally, the pointer of each process is defined by:

- PointersOf  $\begin{pmatrix} d_i \\ \end{pmatrix}(p') = \text{PointersOf}(d_{j-1})(p')$  for all  $p' \in P$  such that  $p' \neq p$ . The pointer of the process p' in the SB-configuration  $d_i$  is identical to its pointer in the SB-configuration  $d_{i-1}$ .
- PointersOf  $\begin{pmatrix} d_i^\ell \end{pmatrix}$   $(p) = (\max(\{k | i_k \le \ell\} \cup \{0\})) + 1$ . The process p points to the element corresponding to the current content of the shared memory in the TSOconfiguration  $c_{\ell}$ . If  $r = \text{PointersOf}\left(d_{j}^{\ell}\right)(p)$  then  $t_{i_{r}}$  corresponds to the last update or atomic read-write operation performed by the concurrent system  $\mathcal M$  under TSO before reaching  $c_{\ell}$ .

The relation between the SB-configuration  $d_i^{\ell}$  and the TSO-configuration  $c_{\ell}$  is given by the following lemma (whose proof is similar to Lemma 12):

**Lemma 15.** Let  $\ell: (i'-1) \leq \ell < i$  and  $k = \text{PointersOf}\left(d_j^\ell\right)(p)$ . Then, we have

- $\begin{array}{l} 1. \ \texttt{StatesOf}\left(d_{j}^{\ell}\right)(p) = \texttt{StatesOf}\left(c_{\ell}\right)(p), \\ 2. \ \texttt{SBtoTSO}\left(p\right) \left(\texttt{BufferOf}\left(d_{j}^{\ell}\right) \odot k\right) = \texttt{BuffersOf}\left(c_{\ell}\right)(p), \ and \end{array}$

3. BufferOf  $\left(d_{j}^{\ell}\right)(k) = (\text{MemoryOf}(c_{\ell}), p_{\ell}, x_{\ell}) \text{ for some } p_{\ell} \in P \text{ and } x_{\ell} \in X.$ 

Lemmata 16, 17, and 18 show the existence of the computation  $\pi_i$  of Lemma 14.

**Lemma 16.**  $d_{j-1} = d_j^{i'-1}$ .

*Proof.* To prove Lemma 16, it is sufficient to show that  $\texttt{StatesOf}(d_{j-1})(p) = \texttt{StatesOf}\left(d_j^{i'-1}\right)(p)$  and  $\texttt{PointersOf}(d_{j-1})(p) = \texttt{PointersOf}\left(d_j^{i'-1}\right)(p)$ . From the definition of the index i', one of the following two cases holds

- If (i'-1) = 0 then for every  $r: 1 \le r < j$ , we have  $p \ne \operatorname{ProcessOf}(r)$ (i.e., the transition  $t_{i_r} \notin t_p^{u}$  is not an update or an atomic read-write operation of the process p). This means that the state and the pointer of p along the sequence of SB-configurations  $\operatorname{Init}_{SB} = d_0 = d_1 = \cdots = d_{j-1}$  are kept the same. This implies that  $\operatorname{StatesOf}(\operatorname{Init}_{SB})(p) = \operatorname{StatesOf}(d_{j-1})(p)$  and  $\operatorname{PointersOf}(\operatorname{Init}_{SB})(p) = \operatorname{PointersOf}(d_{j-1})(p) = 1$ . On the other hand, we have  $\operatorname{StatesOf}(c_{i'-1})(p) = \operatorname{StatesOf}(d_{j'}^{i'-1})(p)$  and  $\operatorname{PointersOf}(d_j^{i'-1})(p) = 1$ . Hence, we have  $\operatorname{StatesOf}(d_{j-1})(p) = \operatorname{StatesOf}(d_{j-1})(p) = \operatorname{StatesOf}(d_{j'}^{i'-1})(p)$ .
- If i' > 1 then  $t_{i'-1} \in \Delta_p^w$  is a write or an atomic read-write operation of the process p. Let j' be the unique index such that  $i' 1 = \operatorname{Match}(j')$  (i.e.,  $t_{i_{j'}}$  is the update or atomic read-write operation associated with  $t_{i'-1}$ ). Since i' 1 < i, we have j' < j. We can use Lemma 12 and the definition of the pointer of the process p in  $d_{j'}$  and  $d_{j}^{i'-1}$  to show that  $\operatorname{StatesOf}(d_{j'})(p) = \operatorname{StatesOf}(c_{i'-1})(p)$  and  $\operatorname{PointersOf}(d_{j'})(p) = \operatorname{PointersOf}(r)$  (i.e., the transition  $t_{i_r} \notin t_p^u$  is not an update or an atomic read-write operation of the process p). This means that the state and the pointer of p along the sequence of SB-configurations  $d_{j'} = d_{j'+1} = \cdots = d_{j-1}$  are kept the same. This implies that  $\operatorname{StatesOf}(d_{j-1})(p)$ . Hence, we have  $\operatorname{StatesOf}(d_{j-1})(p) = \operatorname{StatesOf}(d_{j-1})(p)$  = StatesOf $(d_{j'-1})(p)$ . The pointersOf $(d_{j'-1})(p) = \operatorname{StatesOf}(d_{j-1})(p) = \operatorname{StatesOf}(d_{j-1})(p) = \operatorname{StatesOf}(d_{j'-1})(p)$ .  $\Box$

**Lemma 17.** For every  $\ell: (i'-1) \le \ell < (i-1)$ , we have  $d_j^{\ell} \to_{SB} d_j^{\ell+1}$  or  $d_j^{\ell} = d_j^{\ell+1}$ .

*Proof.* We recall that  $c_{\ell} \xrightarrow{t_{\ell+1}}_{TSO} c_{\ell+1}$ , StatesOf  $(c_{\ell})(p) =$  StatesOf  $\begin{pmatrix} d_j^{\ell} \end{pmatrix}(p)$ , and StatesOf  $(c_{\ell+1})(p) =$  StatesOf  $\begin{pmatrix} d_j^{\ell+1} \end{pmatrix}(p)$  (see Lemma 15). We consider three cases depending on the form of the transition  $t_{\ell+1}$ :

- If  $t_{\ell+1} \in \Delta_{p'}$  is a transition of a process  $p' \neq p$  and  $t_{\ell+1}$  is not an atomic read-write operation, then we have  $d_j^{\ell} = d_j^{\ell+1}$  since StatesOf  $(c_{\ell})(p) =$  StatesOf  $(c_{\ell+1})(p)$ 

(i.e., the state of the process p has not been modified), and PointersOf  $\left(d_{j}^{\ell}\right)(p) =$  PointersOf  $\left(d_{j}^{\ell+1}\right)(p)$  (i.e., the indices of the last update or atomic read-write operation before reaching  $c_{\ell}$  and  $c_{\ell+1}$  are the same).

- If  $t_{\ell+1} \in \Delta'$  is an update operation or an atomic read-write operation of a process  $p' \neq p$ , then we can show that  $d_j^{\ell} \xrightarrow{t}_{SB} d_j^{\ell+1}$  with t is an update operation of the process p. This is possible since we can show that PointersOf  $\left(d_j^{\ell+1}\right) =$  PointersOf  $\left(d_j^{\ell}\right) + 1$  and StatesOf  $(c_\ell)(p) =$  StatesOf  $(c_{\ell+1})(p)$ . In fact, PointersOf  $\left(d_j^{\ell}\right)$  is pointing to the index of the last update (or atomic read-write) operation performed before reaching the configuration  $c_\ell$  and PointersOf  $\left(d_j^{\ell+1}\right)$  is exactly pointing to the next last update (or atomic read-write) operation before reaching the configuration  $c_{\ell+1}$  which is the index  $r: 2 \leq r \leq (m+1)$  such that  $i_{r-1} = \ell + 1$ .
- If  $t_{\ell+1} \in \Delta_p$  then  $t_{\ell+1}$  is necessarily a nop or a read operation of the process p. This implies that the indices of the last update or atomic read-write operation before reaching  $c_{\ell}$  and  $c_{\ell+1}$  are the same (i.e., PointersOf  $\left(d_j^{\ell}\right)(p) =$  PointersOf  $\left(d_j^{\ell+1}\right)(p) = k$ ). Moreover, we can show that  $d_j^{\ell} \xrightarrow{t_{\ell+1}} SB d_j^{\ell+1}$  since we have (from Lemma 15):
  - The states of the process p in  $c_{\ell}$  (resp.  $c_{\ell+1}$ ) and  $d_j^{\ell}$  (resp.  $d_j^{\ell+1}$ ) are the same (i.e., StatesOf  $(c_{\ell})(p) =$  StatesOf  $\left(d_j^{\ell}\right)(p)$ , and StatesOf  $(c_{\ell+1})(p) =$  StatesOf  $\left(d_j^{\ell+1}\right)(p)$ ).
  - The process p has the the same sequence of pending write operations in the configurations  $c_{\ell}$  and  $d_j^{\ell}$  (i.e., SBtoTSO $(p)\left(\text{BufferOf}\left(d_j^{\ell}\right) \odot k\right) =$ BuffersOf $(c_{\ell})(p)$ ).
  - The memory content in  $c_{\ell}$  and the pointed memory content by the process p in  $d_j^{\ell}$  are the same (i.e., BufferOf  $\left(d_j^{\ell}\right)(k) = (\text{MemoryOf}(c_{\ell}), p_{\ell}, x_{\ell})$  for some  $p' \in P$  and  $x' \in X$ ).

**Lemma 18.**  $d_j^{i-1} \xrightarrow{t_i} SB d_j$ .

*Proof.* Recall that  $c_{i-1} \xrightarrow{t_i} SB c_i$ . The fact that  $d_j^{i-1} \xrightarrow{t_i} SB d_j$  is an immediate consequence of the definition of the configurations  $d_j^{i-1}$  and  $d_j$  and mainly the following facts: (1) the states of the process p in  $c_{i-1}$  (resp.  $c_i$ ) and  $d_j^{i-1}$  (resp.  $d_j$ ) are the same, (2) BufferOf  $\left(d_j^{i-1}\right) = b(1)b(2)\cdots b(j)$  and BufferOf  $(d_j) = b(1)b(2)\cdots b(j+1)$ , (3) the states and the pointers of any process  $p' \neq p$  in  $d_j^{i-1}$  and  $d_j$  are the same, and (4) the process p in  $d_j^{i-1}$  (resp.  $d_j$ ) is pointing to the index of the last update (or atomic read-write) operation performed before reaching the configuration  $c_{i-1}$  (resp.  $c_i$ ).

## E Proof of Lemmas in Section 5

**Lemma 1.** The relation  $\sqsubseteq$  is a well-quasi ordering on SB-configurations.

*Proof.* This is an immediate consequence of the fact that (i) the sub-word relation is a well-quasi ordering on finite words [15], and that (ii) the number of states and messages (associated with last write operations and pointers) that should be equal, is finite.  $\Box$ 

**Lemma 2.**  $\rightarrow_{SB}$  is effectively monotonic wrt.  $\sqsubseteq$ .

*Proof.* We need to show the following: For every SB-configurations  $c_1, c'_1$ , and  $c_2$  such that  $c_1 \rightarrow_{SB} c'_1$  and  $c_1 \sqsubseteq c_2$ , there exists an SB-configuration  $c'_2$  such that  $c_2 \xrightarrow{*}_{SB} c'_2$  and  $c'_1 \sqsubseteq c'_2$ . Also, we need to show that, given  $c_1, c'_1, c_2$ , we can compute  $c'_2$  and also compute a run  $\pi$  such that  $c_2 \xrightarrow{\pi}_{SB} c'_2$ .

The interesting case is when an update operation is performed (i.e.,  $c_1 \stackrel{t}{\longrightarrow} _{SB} c'_1$  with  $t = update_p$ ). The effect of such operation is moving the pointer of p one step to the right. Since  $c_1 \sqsubseteq c_2$ , we know that there is index i such that the element at position i in BufferOf( $c_2$ ) is matched with the element pointed by the process p in  $c_1$  with respect to the ordering relation  $\sqsubseteq$ . Moreover, the element at position i in BufferOf( $c_2$ ) corresponds to the position of the pointer of p in  $c_2$ . There is also an index i < j such that the element at position j in BufferOf( $c_2$ ) is matched with the configuration  $c_2$  the concurrent system can now perform several update operations to move the pointer of p from the position i to the position j and reach a configuration  $c'_2$ . (In fact, the number of such update operations is bounded by the size of the buffer of  $c_2$ ). Moreover, we can show that  $c'_1 \sqsubseteq c'_2$  since there is no element associated with a last write operation at any position k with i < k < j.

Let us assume that  $c_1 \xrightarrow{t}_{SB} c'_1$  with  $t \in \Delta$ . Then, we can show that there is a configuration  $c'_2$  such that  $c'_1 \xrightarrow{t}_{SB} c'_2$  and  $c'_1 \sqsubseteq c'_2$  since  $c_1$  and  $c_2$  have the same states and the same sequence of elements associated with the last write operations and pointers in their respective buffers. Observe that for ARW and Fence operations, we have for every  $p \in P$ , PointersOf  $(c_1)(p) = |BufferOf(c_1)|$  if and only if PointersOf  $(c_2)(p) = |BufferOf(c_2)|$ .

**Computing the set of minimal elements.** Let *C* be a set of SB-configurations. We use Min(C) to denote the smallest subset of *C* such that for all  $c' \in C$  there exists an SB-configuration  $c \in Min(C)$  such that  $c \sqsubseteq c'$ . The set Min(C) is called the minor set of *C*. Notice that Min(C) is finite since  $\sqsubseteq$  is a well-quasi ordering.

In the following, we show that it is possible to compute the set of minimal elements of a regular set of SB-configurations

**Lemma 19.** Let A be an SB-automaton. Then it is possible to compute Min(L(A)).

*Proof.* Let  $A = (S, \Delta, S^{final}, h)$ . In the following, we show that if a configuration  $c = (\underline{q}, b, \underline{z})$  is in the minor set of L(A) then  $|b| \le (|P| + |P||X|)(|S| + 1)$ . The proof of this fact is done by contradiction:

Let us assume that c = (q, b, z) is in the minor set of L(A) and |b| > (|P| +|P||X| (|S|+1). Then, there is a word  $w \in \Sigma^*$  such that  $w \in L(A,h(q))$  and (b,z) =decoding (w). This implies that |w| = |b| and for every  $i \in \{1, \dots, |w|\}, w(i) =$  $(b(i), \sigma_i)$  with  $\sigma_i = \{p \in P | \underline{z}(p) = i\}$ . Moreover, let  $i_1, \ldots, i_m \in \{1, \ldots, |w|\}$ , with  $i_1 < i_2 < \cdots < i_m$  and  $m \leq (|P| + |P||X|)$ , be the sequence of indices of w such that for  $j: 1 \leq j \leq m$ ,  $w(i_j)$  is either a symbol associated with a last write operation of some process or a process pointer. Therefore, w can be decomposed as follows:  $w = u_1 w(i_1) u_2 w(i_2) u_3 \cdots u_m w(i_m)$ . Since |w| > (|P| + |P||X|)(|S| + 1), then there is an index  $k: 1 \le k \le m$  such that  $|u_{i_k}| > |S|$ . Now, we can use the pumping lemma for regular languages to show that there are x, y, z such that  $u_{i_k} = tyz$ ,  $|tz| \le |S|$ , and the word  $w' = u'_1 w(i_1) u'_2 w(i_2) u'_3 \cdots u'_m w(i_m)$  is in L(A, h(q)) with for every  $j: 1 \le j \le m$ ,  $u'_{i_i} = u_{i_j}$  if  $j \neq k$  and  $u'_{i_k} = tz$ . Let  $c' = (q, b', \underline{z'})$  be the SB-configuration such that  $(b', \underline{z}') = decoding(w')$ . This implies that |w'| = |b'| for every  $i \in \{1, \dots, |w'|\}, w'(i) = (b', \underline{z}')$  $(b'(i), \sigma_i)$  with  $\sigma_i = \{p \in P | \underline{z}'(p) = i\}$ . Observe that then, the word  $u'_{i_i}$  does not contain any symbol associated with a last write operation of some process or a process pointer in the SB-configuration c'. Then, we can show that  $c' \sqsubseteq c$  with  $c' \neq c$  (which contradicts the fact that c is in the minor set of L(A).

To construct the minor set L(A), we can use an enumerative algorithm which compares any two configurations  $c = (\underline{q}, b, \underline{z}) \in L(A)$  and  $c' = (\underline{q}, b', \underline{z}') \in L(A)$  with  $|b|, |b'| \leq (|P| + |P||X|)(|S| + 1)$ , and discards the non-minimal one.

**Lemma 3.** We can compute an SB-automaton  $A^{init}$  such that  $L(A^{init}) = \text{Init}_{SB}$ . For a set Target of local state definitions, we can compute an SB-automaton  $A^{final}$  (Target) such that  $L(A^{final}(\text{Target})) := \{(q, b, \underline{z}) | q \in \text{Target}\}.$ 

*Proof.* Recall that the set  $\text{Init}_{SB}$  of *initial* SB-configurations contains all configurations of the form  $(\underline{q_{init}}, b_{init}, \underline{z_{init}})$  where  $|\underline{b_{init}}| = 1$ , and for all  $p \in P$ , we have that  $\underline{q_{init}}(p) = q_p^{init}$ , and  $\underline{z_{init}}(p) = 1$ . Moreover, the buffer contains a single message of the form (mem, p, x), where  $p \in P$ ,  $x \in X$ , and *mem* represents some value of the memory. We can construct the SB-automaton  $A^{init} = (S_0, \Delta_0, S_0^{final}, h_0)$  such that  $L(A^{init}) = \text{Init}_{SB}$  as follows:

- The set of states  $S_0$  contains only three states  $s_{init}$ ,  $s_{error}$ , and  $s_{final}$ .
- The set of transitions  $\Delta_0$  is the smallest set such that for every SB-message (mem, p, x), where  $p \in P$ ,  $x \in X$ , and *mem* represents some value of the memory, we have  $(s_0, ((mem, p, x), P), s_{final})$  is in  $\Delta_0$ .
- The set of final states  $S_0^{final}$  contains only the state  $s_{final}$ .
- The function  $h_0$  is defined as follows  $h_0(\underline{q}) = s_{init}$  if  $\underline{q} = \underline{q}_{init}$  and  $h_0(\underline{q}) = s_{error}$  otherwise.

Then, it is easy to see that  $L(A^{init}) = \text{Init}_{SB}$ .

Let Target be a set of local state definitions. We recall that an SB-configuration cis said to be *balanced* if PointersOf (c)(p) = PointersOf(c)(p') for all  $p, p' \in P$ . Here, we can restrict ourselves to balanced configurations as if Target are reachable in some configurations, one can fire some updates to obtain balanced configurations. Then, we can compute the SB-automaton  $A^{final}(\texttt{Target}) = (S, \Delta, S^{final}, h)$  as follows:

- The set of states S contains only three states  $s_i$ ,  $s_e$ , and  $s_f$ .
- The set of transitions  $\Delta$  is the smallest set such that the following condition is satisfied: For every SB-message (mem, p, x), where  $p \in P$ ,  $x \in X$ , and *mem* represents some value of the memory, we have  $(s_i, ((mem, p, x), \emptyset), s_i)$ ,  $(s_i, ((mem, p, x), P), s_f)$ , and  $(s_f, ((mem, p, x), \emptyset), s_f)$  are in  $\Delta$ .
- The set of final states  $S_0^{final}$  contains only the state  $s_f$ . The function  $h_0$  is defined as follows  $h_0(q) = s_i$  if  $q \in \text{Target}$  and  $h_0(q) = s_e$ otherwise.

Then, we can easily show that  $L(A^{final}(\texttt{Target})) := \{(q, b, z) | q \in \texttt{Target}\}.$ 

**Lemma 4** For an SB-automaton A we can compute an SB-automaton  $A\uparrow$  such that  $L(A\uparrow) = L(A)\uparrow.$ 

*Proof.* Let us assume that A is given by the tuple  $(S, \Delta, S^{final}, h)$ . One way to construct the SB-automaton  $A^{\uparrow}$  is based on the use of Lemma 19 which allows us to compute the finite set Min(L(A)) of SB-configurations. Let us assume that Min(L(A)) = $\{c_1, \ldots, c_n\}$ . For every  $i: 1 \le i \le n$ , we can construct an SB-automaton  $A_i$  such that  $L(A_i) = \{c_i\}$   $\uparrow$ . Let  $A \uparrow$  be the SB-automaton defined as  $\bigcup_{i=1}^n A_i$ . Then, we can show that  $L(A\uparrow) = L(A)\uparrow$  since  $L(A)\uparrow = Min(L(A))\uparrow$ ,  $Min(L(A))\uparrow = \bigcup_{i=1}^{n} L(A)_i\uparrow$ , and  $L(A\uparrow) = \bigcup_{i=1}^{n} L(A)_{i}\uparrow.$ 

**Lemma 5.** For a transition t and a SB-automaton A, we can compute a SB-automaton  $\operatorname{Pre}_{t}(A)$  such that  $L(\operatorname{Pre}_{t}(A)) = \operatorname{Pre}_{t}(L(A))$ .

*Proof.* Let us assume that  $A = (S, \Delta, S^{final}, h)$ . We consider six cases depending on the form of the transition *t*:

- Nop: If  $t = (q, \operatorname{nop}, q') \in \Delta_p$  with  $p \in P$  then we can construct  $A' = (S', \Delta', S'_{final}, h')$ as follows: (1) the set of states of A' contains the set of states of A and a new state  $s_{error}$  such that  $s_{error} \notin S$  (i.e.,  $S' = S \cup \{s_{error}\}$ ), (2) the set of transitions  $\Delta'$  is equal to the set  $\Delta$ , (3) the set of final states  $S'_{final}$  is defined by the set  $S^{final}$ , and (4) the function h' is defined as follows h'(q) = h(q') for all q and q' such that q(p) = qand  $q' = q [p \leftrightarrow q']$ , and  $h'(q) = s_{error}$  otherwise.
- Write to store: If  $t = (q, w(x, v), q') \in \Delta_p$  with  $p \in P$  then we can construct A' = $(S', \Delta', S'_{final}, h')$  as follows: A' contains all states of A and two new states  $s_{error}$ and  $s_f$  (i.e.,  $S' = S \cup \{s_{error}, s_f\}$ ). The final state  $S'_{final}$  consists of the final state  $s_f$  (i.e.,  $S^{final'} = \{s_f\}$ ). The transition relation of A' is defined as the smallest relation such that: (1) A' contains all the transitions of A (i.e.,  $\Delta \subseteq \Delta'$ ), and (2) if

 $(s, ((mem', p', x'), \sigma), s')$  and  $(s', ((mem' [x \leftrightarrow v], p, x), \emptyset), s'')$  are two transitions of A' such that  $s'' \in S^{final}$ , then  $(s, ((mem', p', x'), \sigma), s_f)$  is also a transition of A'. The function h' is defined as follows  $h'(\underline{q}) = h(\underline{q}')$  for all  $\underline{q}$  and  $\underline{q}'$  such that  $\underline{q}(p) = q$ and  $q' = q [p \leftrightarrow q']$ , and  $h'(q) = s_{error}$  otherwise.

- Update: If  $t = update_p$  with  $p \in P$  then we can construct  $A' = (S', \Delta', S'_{final}, h')$ as follows: A' has as a set of states  $S' = S \cup \Delta \cup (S \times \{F\})$ . The set of final states is defined by the set  $S'_{final} = S^{final} \times \{F\}$ . The transition relation of A is defined as the smallest relation such that: (1) if (s, a, s') is a transition of A then (s, a, s') and ((s, F), a, (s', F)) are transitions of A', and (2) for every transitions  $t = (s, ((mem', p', x'), \sigma'), s') \in \Delta$  and  $t' = (s', ((mem', p'', x''), \sigma'' \cup \{p\}), s'') \in \Delta$ , A' contains the following transitions  $(s, ((mem', p', x'), \sigma' \cup \{p\}), t')$  and  $(t', ((mem'', p'', x''), \sigma''), (s'', F))$ . Finally, we have h' = h.
- Read: If  $t = (q, r(x, v), q') \in \Delta_p$  with  $p \in P$  then we can construct  $A' = (S', \Delta', S'_{final}, h')$  as follows: A' has as a set of states  $S' = S \cup (S \times \{1\}) \cup \{s_{error}\}$ . The set of final states is defined by the set  $S'_{final} = S^{final} \times \{1\}$ . The transition relation of A' is defined as the smallest relation such that: if (s, a, s') is a transition of A then there are three cases depending on a: (i) if a is not of the form  $((mem, p', x'), \sigma \cup \{p\})$  or  $((mem, p, x), \sigma)$ , then (s, a, s') and ((s, 1), a, (s', 1)) are transitions of A', else (ii) if a is of the form  $((mem, p', x'), \sigma \cup \{p\})$  or  $((mem, p, x), \sigma)$  with mem(x) = v, then (s, a, (s', 1)) and ((s, 1), a, (s', 1)) are transitions of A', otherwise (iii) if a is of the form  $((mem, p', x'), \sigma \cup \{p\})$  or  $((mem, p, x), \sigma)$  with  $mem(x) \neq v$ , then ((s, 1), a, (s', 1)) is a transition of A'. The function h' is defined as follows  $h'(\underline{q}) = h(\underline{q}')$  for all  $\underline{q}$  and  $\underline{q}'$  such that  $\underline{q}(p) = q$  and  $\underline{q}' = \underline{q}[p \leftrightarrow q']$ , and  $h'(q) = s_{error}$  otherwise.
- ARW: If  $t = (q, \operatorname{arw}(x, v, v'), q') \in \Delta_p$  with  $p \in P$  then we can construct  $A' = (S', \Delta', S'_{final}, h)$  as follows: A' has as a set of states  $S' = S \cup \{s_f, s_{error}\}$  where  $s_f$  and  $s_{error}$  are new states. The set of final states is defined by the set  $S'_{final} = \{s_f\}$ . The transition relation of A' is defined as the smallest relation such that: (1)  $\Delta \subseteq \Delta'$ , and (2) if  $(s, ((mem', p', x'), \sigma), s')$  and  $(s', ((mem' [x \leftrightarrow v'], p, x), \{p\}), s'')$  are transitions of A with  $s'' \in S^{final}$  and mem'(x) = v, then  $(s, ((mem', p', x'), \sigma \cup \{p\}), s_f)$  is a transition of A'. The function h' is defined as follows  $h'(\underline{q}) = h(\underline{q'})$  for all  $\underline{q}$  and q' such that q(p) = q and  $q' = q[p \leftrightarrow q']$ , and  $h'(q) = s_{error}$  otherwise.
- Fence:  $t = (q, \text{fence}, q') \in \Delta_p$  with  $p \in P$  then we can construct  $A' = (S', \Delta', S'_{final}, h)$  as follows: A' has as set of states  $S' = S \cup \{s_f, s_{error}\}$  where  $s_f$  and  $s_{error}$  are new states. The set of final states is defined by the set  $S'_{final} = \{s_f\}$ . The transition relation of A' is defined as the smallest relation such that: (1)  $\Delta \subseteq \Delta'$ , and (2) if  $(s, ((mem', p', x'), \sigma \cup \{p\}), s')$  is a transition of A with  $s' \in S^{final}$ , then  $(s, ((mem', p', x'), \sigma \cup \{p\}), s_f)$  is a transition of A'. The function h' is defined as follows  $h'(\underline{q}) = h(\underline{q'})$  for all  $\underline{q}$  and  $\underline{q'}$  such that  $\underline{q}(p) = q$  and  $\underline{q'} = \underline{q}[p \leftrightarrow q']$ , and  $h'(q) = s_{error}$  otherwise.

**Theorem 2.** The reachability algorithm always terminates returning the correct answer.

*Proof.* It follows from Lemmata 3, 1, 4, 2, and 5 and from the properties of well structured transition systems [1].

#### F Correctness of Algorithm 2 for fence insertion

**Theorem 3.** For a concurrent system  $\mathcal{P}$ , a placement constraint G, and a finite set Target, Algorithm 2 terminates and returns  $F_{\min}^G(\mathcal{P})$  (Target).

*Proof.* We show termination and partial correctness of Algorithm 2. We start with termination and define the function  $rank(\mathcal{W}, \mathcal{C}) = (n_0, \ldots n_K)$  where K is the total number of local states in  $\mathcal{P}$ , i.e.,  $K = |\mathcal{Q}|$ , and  $n_i$  is a pair  $(n_i^{\mathcal{W}}, n_i^{\mathcal{C}})$  where  $n_i^{\mathcal{W}}$  is the size of  $\{F | F \in \mathcal{W} \text{ with } |F| = i\}$   $(n_i^{\mathcal{C}} \text{ is defined analogously})$ . We write  $n <_p n'$ , for n = (a, b) and n' = (a', b'), to mean  $(a < a' \lor (a = a' \land b < b'))$ . We define the lexicographic ordering  $<_{lex}$  as follows:  $(n_0, \ldots n_K) <_{lex} (n'_0, \ldots n'_K)$  iff  $\exists i : 0 \le i \le K$ .  $(n_i <_p n'_i \land \forall j : 0 \le j < i. (n_j \le_p n'_j))$ . Observe that there will never be sets with a cardinality larger or equal to K + 1 in  $\mathcal{W}$  or C. We show  $rank(\mathcal{W}, C)$  strictly decreases at each iteration of the loop. Assume  $\mathcal{W}', \mathcal{C}'$  are obtained from  $\mathcal{W}, \mathcal{C}$  after one iteration of the loop; then  $\mathcal{W}', \mathcal{C}'$  are derived by removing a set F from  $\mathcal{W}$  and possibly: i) adding a number of sets with strictly larger cardinality to  $\mathcal{W}$ , or ii) moving F to C. Each one of these operations strictly decreases  $rank(\mathcal{W}, \mathcal{C})$ , which proves termination by well foundedness of  $<_{lex}$  on the image of rank.

In case Target is reachable even if all fences in *G* are inserted (in particular if reachable under SC-semantics), then the algorithm will never get to line 13, and will either exit at line 8 or keep on adding sets included in *G* to  $\mathcal{W}$ . Termination ensures it will eventually exit at line 8 with  $\mathcal{C} = \emptyset$ . Concretely, this will be due to a trace that does not involve overtakings of write operations (hence possible under SC-semantics) or that involves only overtakings of write operations along paths that do not intersect *G* (hence impossible to avoid by placing fences from *G*).

In the following, we assume Target unreachable if all fences from G are inserted, and say that a set of fences is complete if it suffices to ensure Target unreachable under TSO. We say that a set is incomplete otherwise. We show the following invariant to hold for the while loop. At each iteration, i) all sets in  $\mathcal{W} \cup \mathcal{C}$  are subsets of G, ii) each set in  $F_{\min}^G(\mathcal{P})$  (Target) has a subset in  $\mathcal{W} \cup \mathcal{C}$ , and iii) the set  $\mathcal{W} \cup \mathcal{C}$  is minimal with respect to the subset relation (i.e.,  $F_i \not\subseteq F_j$  for all  $F_i, F_j$  in  $\mathcal{W} \cup \mathcal{C}$ ). Observe that this suffices, taking into account that  $\mathcal{C}$  only contains complete sets of fence, for partial correctness as  $\mathcal{W} = \emptyset$  implies  $\mathcal{C} = F_{\min}^G(\mathcal{P})$  (Target).

The statement holds at the loop entrance as C is empty and W contains the empty set. Suppose the statement holds at the beginning of some iteration, we show it is preserved by the iteration. New sets are obtained by adding a fence from  $F_B$  to a set from W. Both are subsets of G, and hence all manipulated sets in the algorithm are subsets of G. If a set of fences is added to C at line 14, then it is complete (as it reached line 13) and the addition preserves minimality of  $W \cup C$  as we just moved F from W to C. We show in the following that each minimal set of fences has a subset in  $\mathcal{W} \cup \mathcal{C}$ . Suppose the set *F* picked at line 4 is not subset to a minimal set. The set *F* will not eliminate sets from  $\mathcal{W}$  or  $\mathcal{C}$ , and the statement holds after the loop iteration. Otherwise, *F* is subset of a number of minimal sets or a minimal set itself. If it is a minimal set and it does not already belong to  $\mathcal{C}$ , it will pass the test at line 13 as  $\mathcal{C}$  only contains complete sets. If it is a strict subset to minimal sets  $F_1, \ldots, F_n$ , then there should be a (possibly identical) representative in  $F_B$  from each set  $F_i \setminus F$ , as otherwise the trace  $\delta$  is possible even in  $\mathcal{P} \oplus F_i$ ; implying  $F_i$  is not complete, which contradicts  $F_i$  being a minimal fence set. This means that each of the minimal sets  $F_1, \ldots, F_n$  will have a (possibly shared) subset among those F' generated at line 10. If one of the F' is discarded at line 11, then the corresponding  $F_i$  has another subset already in  $\mathcal{W} \cup \mathcal{C}$  (namely the one that discarded F'). Hence, in all cases the statement is preserved which shows partial correctness.  $\Box$